Velaura AI, Inc. Logo

Velaura AI, Inc.

Design Verification Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
150K-250K Annually
Entry level
In-Office
Austin, TX, USA
150K-250K Annually
Entry level
Develop and execute verification strategies for a next-generation Physical AI SoC. Build SystemVerilog and UVM environments, assertions, checkers, scoreboards, and formal verification flows. Verify digital blocks, memory systems, interconnects, processors, DMA engines, and complete HW/SW behavior. Perform performance, latency, QoS, emulation, FPGA prototyping, pre-silicon bring-up, post-silicon debugging, and hardware-software root-cause analysis.
The summary above was generated by AI
Role Overview
We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify complex hardware blocks and system-level behavior across the entire platform.You will help establish confidence in the correctness, performance, reliability, and safety of the architecture—from individual RTL blocks to complete HW/SW systems running real-world workloads. We welcome engineers at all experience levels who enjoy understanding systems, finding corner cases, and solving challenging technical problems.

    Responsibilities

    ● Develop and execute verification strategies for key portions of the Velaura SoC.

    ● Build verification environments using SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies.

    ● Collaborate with architects and RTL engineers to define verification plans, coverage goals, and correctness criteria.

    ● Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, and other critical SoC infrastructure.

    ● Perform HW/SW co-verification involving firmware, drivers, runtime software, and operating system interactions.

    ● Verify performance, latency, bandwidth, QoS, and real-time system behavior under representative workloads.

    ● Develop assertions, checkers, scoreboards, and automated verification infrastructure.

    ● Participate in emulation, FPGA prototyping, and pre-silicon software bring-up activities.

    ● Drive bug investigation, root-cause analysis, and debug across hardware and software boundaries.

    ● Post-silicon debug and root cause analysis.

    ● Leverage modern engineering tools, including AI-assisted verification workflows, to improve productivity, quality, and coverage.

    ● Contribute to a culture of technical excellence and continuous improvement.

    Required Qualifications

    ● Experience verifying complex digital systems.

    ● Strong analytical and problem-solving skills.

    ● Strong understanding of computer architecture, microarchitecture, SoC architecture and digital design fundamentals.

    ● Experience with SystemVerilog, UVM, C/C++, assertions, coverage-driven verification, and related methodologies.

    ● Familiarity with formal verification techniques and tools.

    ● Understanding of memory systems, interconnect fabrics, caches, DMA engines, processors, or accelerator architectures.

    ● Experience debugging complex system-level issues.

    ● Ability to work effectively in a collaborative, multidisciplinary engineering environment.

    Preferred Qualifications

    ● Experience with one or more of the following standards: ISO 26262, IEC 61508, IEC 61511, ISO 13849

    ● Experience with AI, machine learning, or edge AI hardware.

    ● Familiarity with robotics, drones, autonomous vehicles, or industrial automation systems.

    ● Experience verifying QoS, latency-sensitive, or real-time systems.

    ● Experience with HW/SW co-verification and system-level validation.

    ● Exposure to performance modeling, profiling, and workload characterization.

    ● Experience using modern AI tools and workflows to accelerate engineering productivity.

    ● Background in CPUs, GPUs, AI accelerators, networking and communications silicon, storage and data movement architectures, robotics and autonomous systems, automotive and ADAS platforms, aerospace and defense systems,
    real-time and safety-critical computing, or functional safety architectures and methodologies.

Why Velaura?

Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.

Equal Employment Opportunity and Accommodations

Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected]. This contact
information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.

Similar Jobs

Yesterday
Hybrid
Austin, TX, USA
198K-268K Annually
Senior level
198K-268K Annually
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Design and verification engineer for Arm’s next-generation network-on-chip interconnect products. Responsibilities include specifying, creating, and debugging SystemVerilog/UVM constrained-random testbenches; verifying multiprocessing microarchitectures, cache coherence, and AMBA protocols; applying software engineering, scripting, and formal verification skills to ensure reliable, high-performance silicon IP.
Top Skills: AmbaAmba4 AceAmba5 ChiAxiFormal VerificationPerlPythonRtlSystemverilogUvm
12 Days Ago
Hybrid
Austin, TX, USA
130K-222K Annually
Senior level
130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog, UVM, OVM, and VHDL testbenches; developing constrained-random test plans; analyzing coverage; creating reusable verification IP; improving methodologies; and mentoring or leading verification teams. The role requires collaboration across sites, schedule and task management, and onsite work.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
Yesterday
In-Office or Remote
2 Locations
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Build and verify FPGA-based networking acceleration for Microsoft Azure. Develop constrained-random SystemVerilog verification environments, test plans, test cases, assertions, sequences, constraints, and functional coverage. Automate test execution for CI/CD, collaborate with hardware and software teams using Agile methods, and occasionally support customer-reported hardware issues through on-call responsibilities.
Top Skills: Ci/CdFpgaRemote Direct Memory Access (Rdma)RtlSmartnicSoftware-Defined Networking (Sdn)SystemverilogUniversal Verification Methodology (Uvm)

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account