As a DFT Engineer, you'll integrate DFT features, execute ATPG, run simulations, analyze coverage, validate test patterns, and automate workflows.
About Us
Why Join InspireSemi?
The Opportunity
What You’ll Do
What You Bring
Bonus Points
At InspireSemi, we're not just building chips; we're revolutionizing high-performance computing. Our groundbreaking architecture packs thousands of 64-bit CPU cores onto a single chip, all seamlessly connected. We're driven by a mission to make high-performance computing more accessible, energy-efficient, and easier for developers to harness. Ready to make a real impact? Join our passionate team!
- Be a Pioneer: Get in on the ground floor of a hypergrowth startup! You’ll be part of a small, dynamic team where your contributions are visible from day one.
- Accelerated Growth: Work directly alongside industry veterans. This is a fast-track environment designed to turn a junior engineer into an expert.
- Make an Impact: Your work ensures the quality and reliability of disruptive technology.
- Rewarding Compensation: We offer a competitive salary, bonus potential, and meaningful equity.
- Flexibility: Benefit from a hybrid work model and flexible time off.
We are seeking a motivated Design for Test (DFT) Engineer to join our team. This is an ideal role for someone with a solid grasp of digital logic and a passion for hardware reliability. You will support the end-to-end DFT flow, from RTL integration to ATPG pattern generation, while learning to navigate the complexities of massive-scale chip design.
- RTL Integration: Assist in integrating DFT features such as scan compression, memory BIST, IEEE 1149, IEEE 1687, and IEEE 1500 wrappers into the design.
- Scan & ATPG: Execute scan insertion scripts and run ATPG (Automatic Test Pattern Generation) for various fault models, including stuck-at and transition faults.
- Simulation & Debug: Run and debug gate-level simulations (GLS) to verify DFT structures and investigate simulation mismatches.
- Coverage Analysis: Help identify areas of low test coverage and work with senior engineers to implement logic changes or test points to improve results.
- Verification: Support the validation of test patterns for low-power designs and assist in timing constraint verification for scan modes.
- Automation: Maintain and improve Tcl, Perl, or Python scripts to streamline the DFT flow and post-processing of design data.
- Experience: 3-5 years of experience in DFT or Digital Design (relevant internships or university projects count!).
- Education: A Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- Core Knowledge: A strong understanding of digital logic design, Verilog/SystemVerilog, and basic DFT concepts (Scan, ATPG, BIST).
- Scripting Skills: Familiarity with Tcl, Python, or Perl for workflow automation.
- Tool Exposure: Basic experience or academic exposure to industry-standard tools (e.g., Cadence Modus/Genus, Synopsys Tessent/DFTMAX, or Siemens Fastscan).
- Mindset: A "can-do" attitude, a desire to learn complex hierarchies, and excellent communication skills for cross-functional collaboration.
Knowledge of RISC-V architecture or CPU fundamentals.
Experience with Gate Level Simulations (GLS) and timing analysis.
Exposure to hardware description languages like VHDL or specialized DFT protocols like IJTAG (IEEE 1687).
- Knowledge or experience using ATE test systems (Advantest 93K, Teradyne Ultra-Flex, etc).
If you're excited about pushing the boundaries of computing and starting your career at the cutting edge of semiconductor technology, we’d love to hear from you!
Inspire Semiconductor, Inc. Austin, Texas, USA Office
11305 Four Points Dr, Austin, Texas, United States, 78726 2346
Similar Jobs
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Principal Engineer for HBM Design for Test (DFT) will define and implement DFT solutions, ensuring alignment with design and verification while driving standardization across HBM products.
Top Skills:
DftDramElectrical EngineeringHbmVerification
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The position involves owning DFT solutions for HBM SoC designs, collaborating on architecture, implementation, and ensuring manufacturability and quality.
Top Skills:
AtpgBoundary ScanDft ArchitectureEda ToolsHbmJtagLogic Built-In Self-Test (Lbist)Memory Built-In Self-Test (Mbist)PerlPythonScan InsertionSocTcl
Aerospace • Other
Develop and optimize DFT architectures for ASICs, performing validation, integration, and test pattern generation, while collaborating with cross-functional teams.
Top Skills:
C++PerlPythonSiemens TessentTcl
What you need to know about the Austin Tech Scene
Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.
Key Facts About Austin Tech
- Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
- Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
- Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
- Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
- Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center
