Etched Logo

Etched

Physical Design Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Austin, TX, USA
Senior level
In-Office
Austin, TX, USA
Senior level
The Physical Design Engineer will focus on block-level implementation, timing closure, PPA optimization, and supervising outsourced design work while improving design flows.
The summary above was generated by AI

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

Etched is looking for exceptional Physical Design engineers to join our team. In this role, you
will own block-level implementation and verification, drive timing closure and PPA optimization, supervise 3rd party design work, and help improve our design flows and iteration speed.


Key Responsibilities

  • Deeply understand what is involved in physical design

  • Running PD flows to close blocks, support ASIC infrastructure, automate PD flows,
    improve CAD infrastructure

  • Collaborate with RTL Designers and provide Physical Design feedback to improve PPA

  • Drive dashboards that show the convergence of projects related to PD

  • Optimize tool flows, working with EDA vendors to incorporate the latest features

  • Accountable for block level closure

  • Supervise the outsourcing of physical design to a 3rd party service

You may be a good fit if you have

  • 5-10+ years of previous experience with PD

  • Tools, flow, and design methodology from RTL synthesis to GDSII sign-off

  • Experience with back-end design and timing closure on advanced process nodes (5nm
    and below)

  • Experience with Cadence (Innovus, Genus) or Synopsys (ICC2, Fusion Compiler)
    automated RTL-to-GDSII flows

  • Experience with sign-off tools (PrimeTime, Tempus, Voltus, etc.)

  • Experience with UPF-based low power design methodology, power verification,synthesis, scan insertion/ATPG, formal verification, floorplanning, placement, CTS,
    routing, IR drop, and EM/antenna analysis

  • Deeply creative and able to think from first principles

Strong candidates may also have experience with

  • Familiarity with modern ML and LLM model architectures

  • Ability to program with Python or another scripting language

  • Familiarity with AI tools for programming/coding

  • Startup experience or comfort working in fast-paced environments

Benefits

  • Medical, dental, and vision packages with generous premium coverage

    • $500 per month credit for waiving medical benefits

  • Various wellness benefits covering fitness, mental health, and more

  • Daily lunch + dinner in our office

  • Unlimited compute budget subject to ROI justification

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

We greatly value engineering skills. We do not have strict boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

This role is based in our Austin office, with regular time spent working alongside the team in San Jose. During the first quarter, expect to spend approximately two weeks per month at our San Jose headquarters to ramp quickly. After that, this shifts to roughly one week per month for ongoing collaboration.

Similar Jobs

Yesterday
In-Office
Austin, TX, USA
102K-219K Annually
Junior
102K-219K Annually
Junior
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Drive end-to-end physical design implementation for large SoC blocks, from RTL synthesis through GDS and signoff. Responsibilities include floorplanning, place-and-route, clock construction and CTS, timing, physical verification, EMIR, formal equivalence, and low-power verification. The role coordinates with RTL, DFT, architecture, CAD, power, performance, and technology teams while improving physical design tools, flows, methodologies, and PPA outcomes.
Top Skills: Advanced-Node Silicon Tape-OutClock Tree Synthesis (Cts)Emir AnalysisFormal Equivalence CheckingGdsLow-Power VerificationPhysical VerificationPlace-And-RouteRtlSemiconductor DesignSoc Physical DesignStatic Timing AnalysisSynthesis
Yesterday
In-Office
Austin, TX, USA
142K-232K Annually
Senior level
142K-232K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Performs CPU physical design from RTL through GDS, including synthesis, floor planning, placement and routing, clock tree synthesis, timing closure, power and reliability analysis, and signoff verification. The role optimizes CPU designs for power, frequency, and area; collaborates with architecture, logic, circuit, automation, and EDA vendor teams; develops physical design methodologies; and supports tapeout on advanced process technologies.
Top Skills: CadenceDrcEdaGdsLvsRtlSynopsysTcl
2 Days Ago
In-Office or Remote
2 Locations
138K-256K Annually
Senior level
138K-256K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Design and optimize advanced ASIC physical implementations from RTL through GDSII. Responsibilities include floorplanning, placement and routing, clock tree synthesis, static timing analysis, power integrity, equivalence checks, timing ECOs, signoff, and methodology automation. The engineer collaborates with RTL, DFT, implementation, EDA vendor, and tool-flow teams to improve performance, die size, timing closure, and design efficiency across advanced process technologies.
Top Skills: AsicCalibreClock Tree SynthesisFloorplanningInnovusMulti-Mode Multi-Corner AnalysisPerlPlace And RoutePower Integrity AnalysisPrimetimePythonRedhawkRtl-To-GdsiiStatic Timing AnalysisTclTempusTiming EcoVoltus

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account