Silicon Labs Logo

Silicon Labs

Principal Static Timing Analysis Engineer

Posted 13 Days Ago
Be an Early Applicant
In-Office
Austin, TX
161K-298K Annually
Expert/Leader
In-Office
Austin, TX
161K-298K Annually
Expert/Leader
Lead development of timing constraints and signoff for low-power multi-core wireless SoCs. Evolve STA flows, define signoff criteria (aging, OCV, SI), analyze timing reports via scripting, and collaborate globally to resolve complex timing and mixed-signal IP integration issues.
The summary above was generated by AI

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

Principal Static Timing Analysis Engineer 
Austin, TX

 

This position involves the development of timing constraints and timing closure signoff of low power Wireless SoCs and IP systems. These SoC devices are multi-core, multi-threaded processor subsystems with multi-level cache, capable of supporting multiple wireless protocols and application functionality, such as sensor hub, AI /ML and are specified to exceed best-in-class power targets These SoCs deploy a complex, deeply gated clock network with many asynchronous clock sources.   
 

Responsibilities 

  • Develop timing constraints at both the IP and SoC level in collaboration with the designers 

  • Improve or evolve existing static timing analysis flows and methodologies.   

  • Develop required timing signoff criteria, such as aging, on chip variation, and signal integrity 

  • Analyze timing reports using scripting techniques to develop insights and drive rapid timing closure 

  • Collaborate with a global design team to resolve complex static timing issues 

  • Collaborate with a multi-functional team to drive timing closure for mixed-signal IP integration 
     

Skills You Will Need 

Minimum Qualifications 

  • 15+ years in Industry 

  • Bachelor or Master’s degree in Electrical or Computer Engineering 

  • In depth knowledge of the timing closure flow and methodology 

  • Experience in timing constraint development, both functional and test modes (such as scan) 

  • Hands-on experience with static timing tools, such as Tempus or Primetime 

  • In depth knowledge of scripting languages like Perl, Python, Tcl, shell 

  • Knowledge of timing closure modes and corners 

  • Knowledge of low power design methodology (static/dynamic clock gating, power gating, dynamic voltage and frequency scaling) 

  • Knowledge of timing model generation of mixed signal IP 

  • Knowledge of design flows including Lint, CDC, Synthesis, Logic Equivalence, DFT, Place and Route 

  • Knowledge of Verilog and System Verilog 
     

  • Experience with artificial intelligence (AI) powered tools and technologies used to enhance productivity, analysis, and decision-making
     

Benefits & Perks  

You can look forward to the following benefits:   

  • Great medical (Choice of PPO or Consumer Driven Health Plan with HSA), dental and vision plans 

  • Highly competitive salary 

  • 401k plan with match and Roth plan option 

  • Equity rewards (RSUs) 

  • Life/AD&D and disability coverage 

  • Flexible spending accounts 

  • Adoption assistance 

  • Back-Up childcare 

  • Additional benefit options (Commuter benefits, Legal benefits, Pet insurance) 

  • Flexible PTO schedule 

  • 3 paid volunteer days per year 

  • Charitable contribution match 

  • Tuition reimbursement 

  • Free downtown parking 

  • Onsite gym 

  • Monthly wellness offerings 

  • Free snacks 

  • Monthly company updates with our CEO 
     

#LI-KB1  

#LI-Hybrid 

 

 

 

 

The annualized base pay range for this role is expected to be between $160,650 - $298,350 USD. Actual base pay could vary based on factors including but not limited to experience, geographic location where work will be performed and applicant’s skill set. The base pay is just one component of the total compensation package for employees. Other rewards may include an annual cash bonus, equity package and a comprehensive benefits package.

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

Top Skills

Ai-Powered Tools
Cdc
Dft
Lint
Logic Equivalence
Perl
Place And Route
Primetime
Python
Shell
Static Timing Analysis
Synthesis
Systemverilog
Tcl
Tempus
Verilog
HQ

Silicon Labs Austin, Texas, USA Office

400 W Cesar Chavez St, Austin, TX, United States, 78701

Similar Jobs

An Hour Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
114K-173K Annually
Senior level
114K-173K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Machine Learning • Software • Big Data Analytics • Automation
The Customer Marketing Manager leads customer marketing initiatives, develops technology stories, collaborates with internal teams, and manages customer reference activities, requiring strong communication and organizational skills.
Top Skills: ReferenceedgeSalesforce
An Hour Ago
Remote or Hybrid
US
151K-212K Annually
Senior level
151K-212K Annually
Senior level
Information Technology
The Principal Enterprise Strategist serves as a senior advisor, aligning business goals with integrated technology solutions and leading complex customer engagements while mentoring teams.
Top Skills: CloudDataDigital ExperienceInfrastructure ServicesSecurityTechnology Solutions
An Hour Ago
In-Office
Austin, TX, USA
178K-223K Annually
Senior level
178K-223K Annually
Senior level
Artificial Intelligence • Cloud • Software • Infrastructure as a Service (IaaS)
The Director of Investor Relations will create an investor relations roadmap, build relationships with investors, and craft presentations that convey complex financial data effectively, while collaborating with cross-functional teams to maintain clear communication about DigitalOcean’s products and growth plans.
Top Skills: Financial Analysis ToolsPresentation Software

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account