Cisco Logo

Cisco

ASIC DFT Engineer

Reposted 14 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
139K-282K Annually
Senior level
In-Office
Austin, TX, USA
139K-282K Annually
Senior level
Design and integrate DFT features and IP across RTL and physical teams; implement ATPG, JTAG, scan, BIST and ATE support; validate test logic through implementation, gate-level simulation, and post-silicon debug; contribute to DFT architecture, methodology, and signoff activities.
The summary above was generated by AI
The application window is expected to close on: 12/17/2026Meet the Team:

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world. 


Your Impact:

You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Minimum Qualifications:
  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experience.
  • Prior experience working in the latest innovative trends in DFT, test and silicon engineering.
  • Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
  • Prior experience working with Gate level simulation, debugging with VCS and other simulators.
  • Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
Preferred Qualifications:
  • Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
  • DFT CAD development - Test Architecture, Methodology and Infrastructure
  • Test Static Timing Analysis
  • Post silicon validation using DFT patterns.
  • Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $139,300.00 to $203,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$167,700.00 - $282,000.00

Non-Metro New York state & Washington state:

$149,100.00 - $250,900.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Similar Jobs

5 Days Ago
In-Office
Austin, TX, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Drive static timing analysis and closure for DFT logic across NVIDIA GPUs, CPUs, DPUs, LPUs, and SoCs. Develop timing constraints, resolve timing paths through ECOs, drive timing and power convergence, and improve automation and workflow standardization. Collaborate with physical design, DFX, clock, and other engineering teams across block, cluster, and full-chip levels.
Top Skills: AsicDftEngineering Change Orders (Ecos)IjtagSerdesStatic Timing Analysis (Sta)Timing Constraints
13 Days Ago
In-Office
269K-377K Annually
Expert/Leader
269K-377K Annually
Expert/Leader
Aerospace
Own DFT architecture and test strategy for large multi-block TeraWave SoCs. Define scan, compression, boundary scan, test access, and BIST specifications; implement DFT infrastructure; generate and validate ATPG vectors; debug ATE pattern failures; support silicon bring-up, defect analysis, yield improvement, and test coverage reviews. Provide technical leadership across design, physical design, verification, and product engineering teams.
Top Skills: AsicAteAtpgBoundary ScanDftDftmaxIeee 1500Ieee 1687Logic BistMemory BistModusScan CompressionScan DesignSocTessentTest Access Mechanisms
29 Days Ago
Hybrid
Austin, TX, USA
149K-282K Annually
Senior level
149K-282K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Develops test plans and SystemVerilog testbenches to verify ASIC Design-for-Test architecture for ATE screening, in-system testing, debugging, diagnostics, and post-silicon validation. Collaborates with design verification, physical design, and product teams to integrate and validate test logic. Develops reusable test and debug methodologies for advanced silicon, bare die, and stacked die designs.
Top Skills: AsicAteBoundary ScanDesign-For-Test (Dft)DveJtagMbistPerlPythonSystemverilogTclUvmVerdi

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account