Leads physical design and DFT teams delivering advanced-node SoCs from RTL or netlist through GDS. Owns customer engagements, technical decisions, PPA optimization, timing and power closure, foundry and library selection, sign-off criteria, and schedule execution. Collaborates with RTL, synthesis, CAD, library, tools R&D, and customer teams while improving methodologies, AI adoption, and best practices. Requires deep expertise in digital implementation flows, backend EDA tools, advanced semiconductor nodes, scripting, and customer-facing technical leadership.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are excited to welcome highly talented Physical Design Architects and Chip Leads to join our Cadence Performance Solutions Group (PSG). Working at Cadence means collaborating with some of the industry’s brightest minds and driving innovation for the world’s most advanced companies. Through Cadence’s tools, emulation hardware, and IP products, we have supported a diverse range of customers. Enabling products in data centers, advanced driver-assistance system (ADAS) automotive and physical AI, and cutting-edge artificial intelligence verticals.
As an expert Physical Design Architect, you will engage directly with our leading-edge customers to deliver differentiated RTL-to-GDS services in advanced FinFET nodes. You will lead a talented Physical Design team with the goal of not only meeting but exceeding customers’ demanding Performance, Power, Area, and Schedule (PPAS) targets. At Cadence, our customers are at the heart of everything we do, and talented leaders like you are essential to turning this passion into tangible results.
Key Responsibilities- Serve as the technical leader for Physical Design and Design for Test teams, driving complex customer SoC projects from RTL or Netlist to GDS. These critical SoCs are targeted for markets such as data centers, automotive, and artificial intelligence.
- Work directly with customers throughout engagements, from initiation to final GDS delivery, taking ownership of technical decisions, design trade-offs, and innovative problem solving to achieve customer PPA and schedule requirements.
- Guide customers in selecting the appropriate foundry/node, library, and memory compiler, and establish sign-off criteria to ensure the best features versus cost trade-offs.
- Collaborate with internal Cadence teams to deliver technical presentations and promote internal AI initiatives to improve quality and efficiency.
- Work closely with customer or internal RTL/Synthesis teams to ensure that key metrics are achieved efficiently prior to the physical design execution phase gate.
- Partner with Cadence tools R&D to enhance tools and methodologies to meet and surpass customer requirements.
- Document and share best practices and lessons learned from ongoing and completed projects to improve efficiency, success rates, and AI adoption in future programs
- Fifteen or more years of industry experience in Physical Design.
- Bachelor’s degree in Computer Science/Engineering, Electrical Engineering, or a related field.
- Strong knowledge of Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis (including timing constraints).
- Experience with IC digital implementation flows and backend EDA tools, including Place and Route, Clock Tree Synthesis, IR Drop analysis, backend design timing, and power closure.
- Demonstrated experience in complete design closure for chip top-level projects.
- Expertise in PPA optimization, including driving trade-offs between performance, power, and area to meet aggressive design requirements.
- Experience with advanced nodes at 7nm and below.
- Proficiency in scripting languages such as Tcl, Perl, or Python is essential.
- Strong customer-facing communication and problem-solving skills.
- Personal drive for continuous learning and expanding professional skill sets.
- Experience in building strong technical relationships with internal stakeholders, including RTL, DFT, CAD, and Library teams.
- Master’s degree in Computer Science/Engineering, Electrical Engineering, or a related field.
- Prior experience with IC digital implementation flows and front-end EDA tools, including Synthesis, DFT, and Logical Equivalence Checking.
- Experience with Cadence tools such as Genus, Innovus, Conformal, Tempus, Modus, Voltus, or with similar tools like ICC, ICC2, DC, or Primetime is highly desired.
- Experience with advanced nodes at 5nm and below.
- Domain expertise in CPUs, GPUs, AI Engines, Networks on Chip (NoCs), or high-speed interfaces.
- Experience with 3D IC design is a significant plus.
Cadence Design Systems Austin, Texas, USA Office
Austin, United States
Similar Jobs
Fintech • Financial Services
Supervise bankruptcy operations teams, manage daily administrative activities and service levels, ensure regulatory compliance, improve claims processes and risk controls, resolve complex issues, allocate resources, manage stakeholders and vendors, and develop direct reports. The role also involves collaboration with bankruptcy agencies, courts, Legal, Risk, Compliance, Technology, internal teams, and external customers.
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Assess customers’ Falcon environments, identify security-posture gaps, recommend remediation, and contact customers regarding standards misalignment. Document and resolve issues within SLAs, produce service reports, coordinate troubleshooting with support and internal teams, and promote customer satisfaction. The role requires cybersecurity experience, threat detection and incident response knowledge, operating-system proficiency, strong customer communication, and the ability to use AI technologies to improve workflows and decisions.
Top Skills:
Ai TechnologiesCis Critical Security ControlsCloud Controls MatrixCrowdstrike Falcon CompleteIso 27001/2LinuxmacOSMdr/XdrMitre Att&CkNist Cybersecurity FrameworkPci DssSIEMUebaWindows
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Assess Falcon Complete customer environments, identify security posture gaps, recommend remediation, and guide customers toward Falcon standards. Document and resolve issues within SLAs, produce service reports, communicate directly with customers, and coordinate with internal support and technical teams. The role requires cybersecurity experience, threat detection and incident response knowledge, strong communication, operating system expertise, and the ability to use AI technologies to improve workflows and outcomes.
Top Skills:
Ai TechnologiesCis Critical Security ControlsCloud Controls MatrixCrowdstrike Falcon CompleteIso 27001/2LinuxmacOSMdr/XdrMitre Att&CkNist Cybersecurity FrameworkPci DssSIEMUebaWindows
What you need to know about the Austin Tech Scene
Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.
Key Facts About Austin Tech
- Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
- Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
- Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
- Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
- Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center
