Intel Logo

Intel

CPU Physical Design Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
106K-200K Annually
Junior
In-Office
Austin, TX, USA
106K-200K Annually
Junior
Perform RTL-to-GDS physical implementation for CPU blocks: synthesis, floorplanning, place-and-route, clock tree synthesis, STA, power/clock distribution, reliability, and noise analysis. Lead verification and signoff (formal equivalence, DRC/LVS, power integrity). Collaborate with logic, circuit, architecture, EDA vendors, and automation teams to optimize power, frequency, and area and improve physical design methodologies and flows.
The summary above was generated by AI
Job Details:

Job Description: 
Job Description

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Life at Intel

As a member of Intel's CPU development team, you will have a front seat in designing the latest core IP to power cutting edge compute processors across client, server, AI fields.

We innovate state of the art microprocessor architecture on the most advanced and latest process technologies with a focus on power efficiency. Our core designs are present in nearly all segments of Intel's compute roadmap.
Job responsibilities include but are not limited to:

  • Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing.

  • Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.

  • Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to improve current and future CPU microarchitectures closely collaborating with logic, circuit, architecture, and design automation teams.

  • Possesses CPU specific expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, structured placement, routing, synthesis, and DFT.

  • Works intimately with industry EDA vendors to build and enhance tool capabilities to design a highspeed, low power synthesizable CPU.

  • Optimizes CPU design to improve product level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Minimum Qualifications:

  • Bachelors in Computer Engineering or Electrical Engineering or related field with 3+ years of relevant work experience or M.S. in Computer Engineering or Electrical Engineering or related field (or higher degree) with 2+ years of relevant work experience. 

  • 2+ years' experience in Synthesis of a digital logic block or partition.

2+ years of experience in each of the following:

  • Experience with integrated circuit design tools (ex: Synopsys/Cadence), including logic synthesis, place and route, static timing analysis and design closure.

  • PV convergence (such as static timing and power analysis).

  • Chip physical design verification including formal equivalence, electrical rules, DRC/LVS, and Noise flow.

  • TCL Scripting.

Preferred Qualifications:

  • Prior work of sole responsibility for a CPU block synthesis and PNR.

  • Knowledge with Physical design best known practices concerning floor-planning, routing techniques, clock distribution.

  • At least 1 Completion of Tape Out on advanced technologies.

  • Knowledge of Static Timing Analysis, Noise analysis, and reliability verification techniques.

  • Knowledge of RTL to GDS methodologies and formal equivalence

  • Experience performing CPU level timing analysis and optimization, ensuring designs meet functional and performance requirements.

  • Experience generating and verifying timing constraints while addressing timing violations at the chip or block level for CPU cores.

  • Experience working closely with the clocking team and full-chip designers to balance timing fixes, power delivery, clocking, and partitioning.

Benefits at Intel

Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to Intel Benefits | Intel Careers for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $105,650.00-200,340.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Similar Jobs

4 Days Ago
In-Office
Austin, TX, USA
106K-149K Annually
Junior
106K-149K Annually
Junior
Artificial Intelligence • Cloud • Information Technology • Software
Perform end-to-end CPU physical design from RTL to GDS: synthesis, place-and-route, CTS, floorplanning, STA, power/noise and reliability analysis, verification/signoff (DRC/LVS, formal), and collaborate with architecture, circuit, and EDA teams to optimize power, frequency, and area.
Top Skills: CadenceClock Tree SynthesisDftDrcFloorplanningFormal Equivalence VerificationGdsLogic SynthesisLvsNoise AnalysisPlace And RoutePower Integrity AnalysisRtlStatic Timing AnalysisSynopsysTcl Scripting
21 Days Ago
In-Office
Austin, TX, USA
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead physical implementation of custom CPU designs from RTL to manufacturing. Execute floorplanning, synthesis, place-and-route, clock tree synthesis, STA, power/clock distribution, verification and signoff. Collaborate across architecture, logic, circuit, CAD, and validation teams to optimize power, performance, area, and manufacturability, improve physical design methodologies, and work with EDA vendors to advance tools and automation.
Top Skills: Ai/Ml Automatic Place-And-RouteCadence GenusCadence InnovusClock Tree SynthesisLayout VerificationPerlPythonRtl-To-Gds AutomationStatic Timing AnalysisSynopsys Fusion CompilerTcl
24 Days Ago
In-Office
Austin, TX, USA
142K-269K Annually
Senior level
142K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
The CPU Physical Design Engineer will implement custom CPU designs, conduct physical design flow, optimize designs, and collaborate on verification processes. They will work with EDA vendors and enhance methodologies for CPU design.
Top Skills: AIAnalyticsCadenceClock Tree SynthesisCloud-To-Edge TechnologyCpu DesignEda ToolsIntelPlace And RouteRtl To GdsStatic Timing AnalysisSynopsysSynthesisTcl

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account