Micron Technology Logo

Micron Technology

Design Infrastructure Engineer (Standard and Custom Cell Characterization)-HBM

Posted 4 Days Ago
Be an Early Applicant
In-Office
Richardson, TX
Mid level
In-Office
Richardson, TX
Mid level
Build and scale cell characterization infrastructure for standard and custom cells across process nodes. Develop automated MCMM flows, Liberty model generation and validation, integrate flows with design/verification/CAD teams, root-cause SPICE/STA/silicon mismatches, and enable characterization for HBM, DRAM, TSV, and high-speed interfaces.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry.
Micron is seeking a Design Infrastructure Engineer to build, enable, and scale characterization infrastructure and deliver generated IP to multiple advanced memory and logic designs.
This role involves characterizing standard and custom cells across multiple process technologies. These cover Micron internal nodes and external foundries, including TSMC. The role supports several HBM product lines, including HBM DRAM dies, Logic dies (JEDEC and custom variants), and advanced 3D HBM architectures.
You will operate at the intersection of circuit design, EDA infrastructure, and silicon validation readiness, delivering robust, scalable, and high-quality characterization flows that directly impact timing closure, power modeling, and product quality across next-generation HBM programs.
Responsibilites:
  • Develop and maintain scalable infrastructure for standard cell and custom cell characterization, including timing, power, noise, and signal integrity modeling.
  • Build reusable, automated flows to support multi-corner, multi-mode (MCMM) characterization across extensive PVT spaces, and enable robust Liberty model generation, validation, and regression frameworks to ensure high-quality results for downstream design and signoff flows.
  • Enable characterization across heterogeneous process technologies, including Micron internal nodes and external foundries such as TSMC. Address technology-specific challenges such as variability, layout-dependent effects, aging, and reliability, and drive consistent methodologies that allow seamless portability and standardization across multiple process nodes.
  • Support characterization requirements across diverse HBM product verticals, including core dies, multiple custom base dies, and emerging advanced HBM architectures. Collaborate closely with design teams to define characterization requirements for specialized circuit classes such as TSV interfaces, PHY-critical paths, and high-speed datapath elements, ensuring alignment with system-level performance and power targets.
  • Integrate characterization flows into broader design and verification ecosystems by partnering with design, verification, and CAD teams. Drive improvements in model accuracy, turnaround time, and silicon correlation while establishing standard processes for corner definition, quality metrics, and data consistency across IPs and programs.
  • Lead debug, validation, and continuous improvement efforts by root-causing mismatches between SPICE, extracted views, STA, and silicon behavior. Develop metrics, dashboards, and automated checks to ensure completeness, adaptability, and quality of characterization data, enabling reliable signoff and scalable deployment across future HBM programs.

Minimum Qualifications:
  • Bachelors or Masters Degree in Electrical Engineering or a related field, along with strong fundamentals in CMOS digital and mixed-signal circuit design, device physics, and PVT variation.
  • Hands-on experience with standard or custom cell characterization flows-including Liberty modeling (CCS/ECSM or equivalent) and SPICE-based simulation-is essential.
  • A solid understanding of STA flows and timing libraries, combined with proficiency in scripting languages such as Python, Perl, or Tcl for automation, is required.
  • Experience in SiliconSmart or PrimeLib is required

Preferred Qualifications:
  • Experience working across multiple semiconductor process technologies is highly desirable.
  • Experience in HBM, DRAM, or high-speed interface design is preferred, particularly in environments involving advanced foundry PDKs such as TSMC nodes.
  • Familiarity with high-speed PHY design, TSV-aware design considerations, and advanced modeling topics such as signal integrity, EMIR effects, aging, and reliability will differentiate candidates.
  • Prior exposure to infrastructure or methodology development-beyond just using characterization flows-is strongly valued, as this role requires building scalable solutions rather than implementing predefined flows.
  • Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs at Micron Technology

Yesterday
In-Office
Mid level
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The HBM SOC Design Engineer is responsible for designing and developing HBM DRAM products, collaborating with multi-functional teams to enhance performance and quality. Key tasks include RTL development, IP integration, and addressing technical challenges in designs.
Top Skills: AceAhbAmba AxiApbPythonSystem Verilog
Yesterday
In-Office
178K-389K Annually
Senior level
178K-389K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Design Verification Engineer will develop and execute verification plans, creating UVM/SystemVerilog testbenches, and ensure clean handoff from simulation to silicon.
Top Skills: SystemverilogUvm
Yesterday
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Integrate, validate, and release foundry PDKs and collateral. Install and configure PDKs and rule decks, implement unit/smoke/regression tests, automate installation and validation flows, and publish versioned PDK environments and documentation to build teams.
Top Skills: CadenceDrcExtractionLinuxLvsPythonShellSiemens EdaSynopsysTclTsmc Pdk

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account