IntelliPro Group Inc. Logo

IntelliPro Group Inc.

Design Verification Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
100K-112K Hourly
Senior level
In-Office
Austin, TX, USA
100K-112K Hourly
Senior level
Senior Verification Engineer responsible for planning and executing verification across ASIC IP, subsystems, and SoCs. The role develops testbenches, reference models, scoreboards, monitors, assertions, coverage strategies, regression infrastructure, and CI systems. Responsibilities include simulation, formal analysis, directed testing, coverage closure, regression triage, sign-off readiness, and AI-assisted verification capabilities. The engineer will define methodology for a new satellite communications silicon program and mentor junior engineers.
The summary above was generated by AI
Hello,
This is Jayesh from IntelliPro group. I found your profile in a job portal and wanted to discuss about the below role which can be a good fit for your career. Kindly go through below job description and let me know if you have any questions.
Job Title: Design Verification Engineer
Location: Remote
Position Type: Contract to hire 
Pay range: $100/-hr to $112/-hr on W2.
Location: Remote, Southern CA, Austin, TX. Must relocate upon conversion (would convert to Cupertino, Austin, San Diego, Kent).
Job Details and Requirements Section  
1.    Can you give us an overview of the project this resource will be working on and what the day-to-day activities look like?  
BO has launched TeraWave – multiorbit satellite communication network. We are building a custom Asic team. Few chips working on. Domain expertise – variety of places – having Modem or DSP/ wireless background would be helpful but not a requirement. RF signal verification experience could be beneficial. Verification know how – UVM, C based, formal and emulation. 
2.    Are there other positions or job titles with similar responsibilities and qualifications to the one we are hiring for in other companies?  
Similar skill set – Kaiper at Amazon. Anyone with base band modems, networking, Ericsson.
3.    Is this new headcount or a backfill?  New headcount
4.    How large of a team are they working on? Verification – only five but we have a lot of positions open. Design team has fifteen and they are looking to increase headcount
5.    Can you confirm that the position(s) is currently on site/remote/combination?  Location – Austin, Tx – San Diego is where the designers are located – we would like the candidates to be in office 3-5 days. We are open to remote candidates for a very strong fit. 
6.    What does training for this role look like (if any)? Small runway – mostly onboarding with Wikis. 
7.    Will any of the following be required for this position: overtime, on call, weekends, off hours? Not strictly but if there is a critical issue it might be.
8.    Is there any chance the role can be extended or converted? Potential for conversion. 
Candidate Detail Section  
1.    What are the programs, technologies, and certifications that are useful for them to already know? Are there any must-have skills?  UVM and system error log. CC++. Job description. 
2.    What non-technical Skills are necessary (such as communication, problem solving, team player, i.e.) Taking ownership and being able to operate when the specs are not clear yet. Comfort in ambiguity. 
3.    Ideal Candidate background and how many years required?  
7+ years of experience. 
4.    Confirm required education?  
BS in Engineering 
Administrative Section  
1.    What will interviews look like for this position? (Interview Duration, Interview Type) 
45 minutes – on Teams with Video on. There will be sharing screen and coding. Needs to be on a computer.
Notes:  
1.    We are looking to onboard candidates immediately. Need someone to jump in and operate independently.
2.    Are they building test benches from scratch? Yes
3.    Would you rather see people from a product based client or like an intel or chip company? Likely intel or chip company. 
4.    Shift schedule – standard – 8/9-5
5.    CC++, UVM, Formal verification, emulation (any of these four will do)
6.    Company size? Any size is fine. 
7.    Industry – Semiconductor space is a good fit. 
Job Description: 
As a Senior Verification Engineer on the ASIC & Networking team, you support TeraWave's first in-house silicon program, which comprises a high-throughput modem and a DSP-intensive digital beamformer with first tapeout targeted for 2027. Verification strategy, methodology, and infrastructure are being defined now, and you help define them. The work spans IP, subsystem, and full SoC verification, including CPU subsystems, performance-critical interconnects, security, high-speed peripherals, modem datapath and PHY layers, DSP and beamforming compute, and mixed-signal interfaces. You own a subset of this scope aligned to your background. The team treats constrained-random simulation, formal methods, and processor-driven SoC testing as equal first-class tools, and is building an AI-enabled verification platform that includes LLM-assisted stimulus and testbench generation, automated regression triage and failure clustering, and data-driven coverage closure. Because none of this is inherited, the engineers who build these capabilities will own them - and grow with the program as it scales. Background in wireless communications, modem, baseband, and DSP verification is welcome but not required. Architects and modeling engineers support your ramp, and verification judgment and system-level thinking are weighted above domain background.
 
Responsibilities:
• Own verification planning and execution for complex blocks and subsystems, from test plan through sign-off.
• Translate design specifications into verification strategies, measurable coverage goals, and early identification of high-risk scenarios.
• Select verification methods for each problem, including constrained-random simulation, formal analysis, and directed testing.
• Develop verification environments, reference models, scoreboards, protocol monitors, coverage components, and assertions.
• Drive functional coverage closure, regression health, and sign-off readiness across simulation and formal results.
• Build verification infrastructure, regression and CI systems, and reuse strategy across IP, subsystem, and SoC levels.
• Apply and build AI-assisted verification capabilities for stimulus generation, regression triage, and coverage analytics.
• Review testbench architecture and debug methodology, and mentor junior engineers in verification methodology.
 
What We Offer
Mentorship & Growth: A dedicated career path and mentorship from senior engineers to help you achieve your goal of becoming a full-stack developer.
Modern Technology: The opportunity to work with a cutting-edge, in-demand technology stack.
Supportive Culture: A collaborative and inclusive environment where learning is prioritized and contributions are valued.
About Us:
Founded in 2009, IntelliPro is a global leader in talent acquisition and HR solutions. Our commitment to delivering unparalleled service to clients, fostering employee growth, and building enduring partnerships sets us apart. We continue leading global talent solutions with a dynamic presence in over 160 countries, including the USA, China, Canada, Singapore, Japan, Philippines, UK, India, Netherlands, and the EU.
IntelliPro, a global leader connecting individuals with rewarding employment opportunities, is dedicated to understanding your career aspirations. As an Equal Opportunity Employer, IntelliPro values diversity and does not discriminate based on race, color, religion, sex, sexual orientation, gender identity, national origin, age, genetic information, disability, or any other legally protected group status. Moreover, our Inclusivity Commitment emphasizes embracing candidates of all abilities and ensures that our hiring and interview processes accommodate the needs of all applicants. Learn more about our commitment to diversity and inclusivity at https://intelliprogroup.com/.
Compensation: The pay offered to a successful candidate will be determined by various factors, including education, work experience, location, job responsibilities, certifications, and more. Additionally, IntelliPro provides a comprehensive benefits package, all subject to eligibility.
intelliprogroup.com
Intellipro Group - Global Integrated Talent Solutions
IntelliPro simplifies talent management with comprehensive recruitment and EOR services, streamlining your global 
Regards,
Jayesh Chakravarti
Specialist Recruiter

Similar Jobs

3 Days Ago
Hybrid
Austin, TX, USA
198K-268K Annually
Senior level
198K-268K Annually
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Design and verification engineer for Arm’s next-generation network-on-chip interconnect products. Responsibilities include specifying, creating, and debugging SystemVerilog/UVM constrained-random testbenches; verifying multiprocessing microarchitectures, cache coherence, and AMBA protocols; applying software engineering, scripting, and formal verification skills to ensure reliable, high-performance silicon IP.
Top Skills: AmbaAmba4 AceAmba5 ChiAxiFormal VerificationPerlPythonRtlSystemverilogUvm
14 Days Ago
Hybrid
Austin, TX, USA
130K-222K Annually
Senior level
130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog, UVM, OVM, and VHDL testbenches; developing constrained-random test plans; analyzing coverage; creating reusable verification IP; improving methodologies; and mentoring or leading verification teams. The role requires collaboration across sites, schedule and task management, and onsite work.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
3 Days Ago
In-Office or Remote
2 Locations
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Build and verify FPGA-based networking acceleration for Microsoft Azure. Develop constrained-random SystemVerilog verification environments, test plans, test cases, assertions, sequences, constraints, and functional coverage. Automate test execution for CI/CD, collaborate with hardware and software teams using Agile methods, and occasionally support customer-reported hardware issues through on-call responsibilities.
Top Skills: Ci/CdFpgaRemote Direct Memory Access (Rdma)RtlSmartnicSoftware-Defined Networking (Sdn)SystemverilogUniversal Verification Methodology (Uvm)

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account