Broadcom Logo

Broadcom

DFT Engineer

Posted 7 Days Ago
Be an Early Applicant
In-Office
River Hills, Austin, TX, USA
Senior level
In-Office
River Hills, Austin, TX, USA
Senior level
Designs and implements DFT for SoCs from specification through production release. Responsibilities include scan, MBIST, TAP, LBIST, IO, SerDes, ATPG, test vector generation and verification, test timing closure, silicon bring-up, failure analysis, diagnostics, yield improvement, and customer-return debugging. Collaborates with physical design, STA, test engineering, manufacturing, customers, and global stakeholders.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

DFT Engineer


Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas  Development Center. The successful candidate will work on DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.


The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs – DFT Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.


It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.


Responsibilities:

  • Understanding Broadcom & customer DFT feature requirements
  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
  • Working closely with STA and DI Engineers design closure for test
  • Generating, Verifying & Debugging Test vectors before tape release.
  • Validating & Debugging Test vectors on ATE during the silicon bring up phase
  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts
  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
  • Working closely with I/P DFT engineers & other stakeholders
  • Debugging customer returned parts on the ATE

 Skills/Experience:

  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, SSN etc.)
  • Well-versed in ATPG vector generation, simulation, and  debugging. (TetraMax, Fastscan)
  • Experience in Verilog coding, testbench generation & simulation
  • Memory BIST insertion and verification experience on embedded  (SRAM, CAM, eDRAM, ROM)
  • Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
  • Basic knowledge of Test-STA and constraints
  • Strong background on IEE1687, IJTAG, ICL and PDL, SSN
  • The ability to work in a multi-disciplined, cross-department environment
  • Solid knowledge in analog and digital circuit design, and device physics fundamentals
  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
  • Excellent problem solving, debug, root cause analysis and communication skills

Education & Experience:

  • Bachelors in Electrical/Electronic/Computer Engineering and 8+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 6+ years of relevant industry experience

Compensation and Benefits


The annual base salary range for this position is USD 109,700.00 To USD 175,500.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Austin, Texas, USA Office

Austin, United States, 0

Similar Jobs

12 Days Ago
Easy Apply
In-Office
Austin, TX, USA
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Leads design-for-test implementation for ultra-low-power SoCs, including scan insertion, boundary scan, MBIST, ATPG, low-power DFT architecture, test vector generation, coverage and test-time optimization, and pre/post-layout simulations. Collaborates with design and test engineering teams on timing, physical, power, logical issues, and production test bring-up on silicon.
Top Skills: AtpgBoundary ScanEda ToolsGate-Level SimulationMbistRtlScan CompressionScan InsertionSocStaStructural Test VectorsTcl
2 Days Ago
In-Office
Austin, TX, USA
200K-300K Annually
Senior level
200K-300K Annually
Senior level
Hardware • Information Technology • Software
Own end-to-end DFT implementation for AI accelerator ASICs, including scan, compression, ATPG, MBIST, boundary scan, IJTAG, and debug infrastructure. Develop RTL, integrate DFT IP, drive synthesis and verification, define coverage strategies, and partner with physical design through tapeout and silicon bring-up. Collaborate across design, verification, firmware, test, and validation teams while using AI tools to automate analysis and engineering workflows.
Top Skills: AtpgFpga PrototypingGate-Level VerificationHbmIeee 1149.XIeee 1687LpddrPalladiumPciePerlPythonSerdesSiemens TessentSynthesisSystemverilogTclTessent DiagnosisTessent EdtTessent MbistTessent RtlproTessent ScanproTessent SsnVeloceVerilogZebu
Yesterday
In-Office
199K-347K Annually
Expert/Leader
199K-347K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own DFT architecture, implementation, flow execution, and signoff for complex HBM base-die SoCs. Responsibilities include scan, MBIST, LBIST, JTAG, ATPG readiness, coverage closure, RTL-to-GDS integration, physical design collaboration, pre- and post-silicon debug, yield analysis, and standardized flow development. The role also advances AI-driven DFT tools and mentors engineers.
Top Skills: Agentic AiAtpgBoundary ScanCadenceDftDramDrcEda ToolsGen-AiHbmJedecJtagLbistLvsMbistPerlPhysical DesignPythonRtlRtl-To-GdsScan InsertionSiemensSocStaSynopsysSynthesisTcl

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account