Implement and integrate Design for Test features across HBM core and base die designs. Contribute to DFT specifications, verification coverage, manufacturing test requirements, tape-out, silicon bring-up, qualification, debugging, and methodology standardization. Collaborate with design, product engineering, test, verification, and architecture teams while documenting implementations and supporting assigned programs under mentorship.
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Engineer - HBM Design for Test (DFT) is an experienced technical contributor responsible for the definition, implementation, integration, and support of DFT solutions across HBM core die and base die for current and next-generation HBM products.
This role focuses on driving defined DFT architectures, contributing to DFT specifications, and partnering with multi-functional teams to ensure DFT features meet test, quality, and manufacturability requirements. The Engineer works closely with DFT Architecture, Design Engineering, Product Engineering, Test, and DFT Verification to support successful tape-out, silicon bring-up, and qualification.
Key Responsibilities
Minimum Qualifications
Preferred Qualifications
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Engineer - HBM Design for Test (DFT) is an experienced technical contributor responsible for the definition, implementation, integration, and support of DFT solutions across HBM core die and base die for current and next-generation HBM products.
This role focuses on driving defined DFT architectures, contributing to DFT specifications, and partnering with multi-functional teams to ensure DFT features meet test, quality, and manufacturability requirements. The Engineer works closely with DFT Architecture, Design Engineering, Product Engineering, Test, and DFT Verification to support successful tape-out, silicon bring-up, and qualification.
Key Responsibilities
- Implement and integrate DFT features for assigned HBM core die and base die designs in alignment with established DFT architecture and guidelines Contribute to the development, review, and maintenance of DFT specifications, requirements, and implementation guidelines
- Ensure DFT implementations support high-quality, efficient, and manufacturable HBM products
- Use AI Supported tools and flows where necessary to improve job efficiency
- Collaborate with Design Engineering, Product Engineering, Test, and DFT Verification to: Translate manufacturing and test requirements into actionable DFT implementations. Support alignment between DFT specifications and verification coverage. Identify, debug, and resolve DFT-related issues during build execution, tape-out, and silicon bring-up
- Serve as a DFT contributor or sub-domain owner for assigned programs or functional areas
- Support reuse and standardization of DFT logic and methodologies across HBM products under mentorship from DFT architecture leadership
- Participate in design, verification, and readiness reviews, providing technical guidance and issue resolution support
- Document DFT implementations, lessons learned, and procedures to support organizational knowledge sharing
Minimum Qualifications
- Bachelor's degree in Electrical Engineering or related field (Master's preferred)
- Experience in semiconductor development with exposure to DFT, design, verification, test, or silicon debug
- Working knowledge of memory architectures (HBM or DRAM preferred) Experience implementing DFT features and supporting DFT-related debug and bring-up activities
Preferred Qualifications
- Experience working with DFT verification teams and coverage methodologies
- Familiarity with manufacturing test flows and test requirements for advanced memory products
- Strong written and verbal communication skills
- Ability to work effectively in a multi-functional, program-driven environment
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Similar Jobs at Micron Technology
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Define end-to-end ESD and latch-up architecture for next-generation HBM across base die, DRAM stacks, TSVs, and advanced packaging. Develop protection strategies, standards, rule decks, and signoff criteria; correlate design assumptions with silicon validation and field reliability; and partner with foundry and packaging teams to solve system-level ESD challenges.
Top Skills:
3D IcAdvanced PackagingDramEsdFinfetGaaHbmHigh-Speed I/OLatch-UpPdkTsv
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own chip architecture, RTL design, synthesis, timing closure, CDC strategy, IP integration, verification coordination, documentation, and tape-out sign-off for high-speed PHY-adjacent ASICs. Lead a small senior team through architecture, implementation, validation, and foundry handoff while coordinating physical design, analog, verification, and external IP vendors.
Top Skills:
AsicAtpgBoundary ScanCadence GenusClock Domain CrossingDdrDftDveI2CJaspergold CdcOtp/Fuse-Based CalibrationPrbsPrimetimeRtlScan InsertionSdcSerdesSpyglassStatic Timing AnalysisSynopsys Design CompilerSystemverilogTempusVcsVerdiXcelium
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads custom analog and mixed-signal PHY circuit development from specifications through post-silicon characterization. Designs PLL, DLL, CDR, transmitter, and receiver circuits; makes PHY architecture decisions; develops transistor-level simulation testbenches; analyzes process corners, Monte Carlo variation, jitter, margins, and yield; defines analog-digital interfaces; collaborates on layout; and correlates simulations with lab measurements for high-speed chip-to-chip and memory interconnects.
Top Skills:
Ai/Ml/LlmsAibBowCdrCmosCtleDfeDllHspiceMonte Carlo SimulationOtp/Fuse CalibrationPllSerdesUcie
What you need to know about the Austin Tech Scene
Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.
Key Facts About Austin Tech
- Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
- Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
- Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
- Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
- Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center


.jpeg)