Neurophos Logo

Neurophos

Principal Analog Design Engineer

Reposted 2 Months Ago
Be an Early Applicant
In-Office
Austin, TX, USA
225K-280K Annually
Expert/Leader
In-Office
Austin, TX, USA
225K-280K Annually
Expert/Leader
The Principal Analog Design Engineer will design high-speed analog circuits and collaborate with teams to optimize performance in photonic AI systems.
The summary above was generated by AI
About Neurophos

The demand for new data centers and AI compute is rapidly outpacing the planet's energy capacity. Digital solutions are hitting a power wall as we approach the physical limits of traditional silicon. Conquering this bottleneck means rethinking the fundamental architecture of inference compute. The industry's current path can't meet the need, so we're taking a different approach.

Instead of traditional electronic circuits, we use silicon photonics and an active, programmable metasurface to perform matrix multiplications at the speed of light. Our optical cells are 10,000x smaller than traditional photonic components, enabling unprecedented density. By using photonics instead of electricity, our chips become more efficient as they scale. This architecture will deliver up to 100 times the energy efficiency of existing solutions while significantly improving performance for large-scale AI inference.

We’ve assembled a world-class team of industry veterans and recently raised a $110M Series A led by Gates Frontier. Participants include M12 (Microsoft’s Venture Fund), Carbon Direct Capital, Aramco Ventures, Bosch Ventures, Tectonic Ventures, Space Capital, and others.

Join us and shape the future of computing!

Position Overview:

We are seeking a seasoned Principal Analog Design Engineer to play a vital role in developing cutting-edge full-custom electronic transceiver components that interface directly with our custom silicon photonics and are essential to our revolutionary photonic AI platform. You will own the full lifecycle of analog blocks, from specification and architecture to tape-out-ready layout. Success in this role requires a deep understanding of transistor-level circuit design, linearity, noise performance, and signal integrity in CMOS processes up to GHz speeds. If you possess a proven track record of designing robust, ultra-fast analog circuits and are eager to work at the intersection of electronics and photonics, you will make a defining impact on the future of optical computing.

Location: Austin, TX, Sunnyvale, CA, or Hsinchu, Taiwan. Full-time on-site position.

Key Responsibilities:

  • Design, simulate, and verify high-speed analog circuits, including high-swing drivers, transimpedance amplifiers, ADCs, DACs, and PLLs, in deep-submicron CMOS technologies.

  • Define block architecture and specifications based on system-level requirements.

  • Perform full-custom schematic capture, advanced analog simulations, and complete physical layout, including DRC/LVS, of critical analog blocks using Cadence Virtuoso.

  • Ensure rigorous signal integrity and power integrity across all high-speed interconnects.

  • Conduct layout floor planning.

  • Conduct post-layout extraction and simulation to validate performance against parasitic effects.

  • Collaborate closely with the Photonics and Digital teams to optimize the electro-optic interface and maximize cross-disciplinary performance.

  • Collaborate with team members to prepare and conduct the bench characterization and production tests.

Qualifications:

  • MS or PhD in Electrical Engineering.

  • 10+ years of professional experience in full-custom analog integrated circuit design, 5+ years of dedicated experience in either GHz-speed RF or GHz-speed broadband analog design.

  • Demonstrated expert proficiency in the Cadence tool suite, specifically Virtuoso schematic, simulation, and custom layout.

  • Deep understanding of semiconductor device physics, linearity, noise analysis, and high-frequency circuit theory.

  • Proven track record of taking high-speed analog blocks from concept to mass production (successful tape-outs).

Preferred Skills:

  • A background in photonic transceivers or optical communication electronics.

  • Extensive design experience in TSMC latest technology nodes, such as N5P, N3P, and N2P.

  • Experience designing high-speed data converters.

  • Experience designing low-jitter clocking circuits, including PLLs.

  • Proficiency in electromagnetic simulation tools such as EMX or HFSS.

  • Experience with frequency domain simulation in Spectre RF.

What We Offer

This is an opportunity to play a pivotal role in an innovative startup redefining the future of AI hardware. Work on game-changing technology at the intersection of photonics and AI as part of a collaborative, brilliant team. You’ll contribute to a platform that redefines computational performance and accelerates the future of artificial intelligence. Come help us bring this transformative technology to the world.

 
Benefits

Join a team that invests in your future and your well-being. At Neurophos, we offer:

  • 100% coverage of base health plan premiums for you and your dependents, plus HSA contributions.

  • Unlimited PTO. No rigid vacation banks, just a focus on delivery.

  • 401(k) matching and stock option opportunities to ensure our success is your success.

  • Full suite of voluntary benefits, including Dental, Vision, Life, Hospital, Critical Illness, and Accident insurance.

  • Personalized Benefits. Choose the plans that fit your life and take the cash back for those that don’t.

HQ

Neurophos Austin, Texas, USA Office

7600 N Capital of Texas Hwy, Austin, Texas, United States, 78731

Similar Jobs

20 Days Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead the design, integration, simulation, layout signoff, and silicon validation of advanced analog and mixed-signal IP for HBM logic dies. Own high-speed interfaces, clocking, power management, biasing, calibration, and related analog subsystems. Define interfaces, power domains, clocking, reset strategies, and design guidelines while collaborating with layout, digital, system, packaging, and test teams. Drive advanced-node optimization and provide technical leadership across the full silicon execution lifecycle.
Top Skills: Aging AnalysisAnalog And Mixed-Signal Ic DesignAnalog Ip IntegrationCdrsCircuit Floor PlanningCmosDllsHigh Bandwidth Memory (Hbm)High-Speed Transmitters And ReceiversLdosMismatch AnalysisMonte Carlo AnalysisPhysical LayoutPllsPower IntegrityPower Management CircuitsPvt AnalysisRegulatorsSerdesSignal IntegritySilicon ValidationSpice
2 Days Ago
In-Office
Senior level
Senior level
Automotive • Cloud • Energy
Design, simulate, verify, and deliver power management and clocking analog IP for 65nm BCD-based SoCs. Responsibilities include schematic design, layout guidance, post-layout and corner analysis, mixed-signal integration, silicon characterization, post-silicon debugging, documentation, and collaboration with digital, verification, PDK, CAD, and validation teams. The role also supports architecture definition, design automation, reliability analysis, and AI-assisted EDA workflow evaluation.
Top Skills: 65Nm BcdAms SimulationAnalog Ic DesignCharge PumpsDc/Dc ConvertersDllsEda ToolsEm/Ir AnalysisLdosMixed-Signal Co-SimulationMonte Carlo AnalysisOscillatorsPllsPower Management IpPvt AnalysisScripting AutomationSocSpiceSystemverilog RnmVerilog-AVerilog-Ams
18 Days Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads the design, integration, and silicon delivery of analog and mixed-signal IP for HBM logic dies. Responsibilities include designing high-speed interfaces, clocking, SerDes, biasing, calibration, and power circuits; defining interfaces and power domains; conducting simulation and reliability analyses; guiding layout, floorplanning, matching, shielding, and EM/IR compliance; signing off layouts; optimizing designs for advanced nodes; and collaborating with digital, systems, packaging, and test teams.
Top Skills: Analog And Mixed-Signal Ic DesignCdrCmosDllEm/Ir AnalysisHbmHigh-Speed Transmitters And ReceiversLdosMonte Carlo AnalysisPllPvt AnalysisSerdesSpiceVoltage Regulators

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account