Lead verification projects at subsystem/SOC level, develop testbenches, mentor engineers, and ensure metric-driven quality verification processes.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Design Verification expert with good subsystem and SOC level verification. Must possess excellent debug skills. Expert in developing SV UVM based testbenches. Ability to coach and mentor less experience teammates. Should have worked on time-bounded projects leading to Si realization.
Independently handle verification of complex modules or own significant piece in subsystem / SOC based verification. Define methodology for subsystem/SOC verification. Mentor less experienced engineers to bring them up as independent verification engineer. Follow systematic approach of metric driven verification with meticulous attention to quality and completeness. Should be able work closely across teams to meet delivery timelines.
Required experience
- Worked on Subsystem / SOC level verification projects
- Experience in ARM based designs.
- In-depth knowledge SV-UVM
- Expertise in architecting, design and development of scalable verification environments from scratch. Define verification architecture and verification strategy
- Expertise in verification test plan development, test cases coding; Execute and debug test cases to achieve functional and code coverage goals
- Experience in C based testcase development
- Strong knowledge of AMBA protocols like AXI, ACE, APB, AHB.
- Good knowledge of at least one of the USB/PCIE/Ethernet/DDR/LPDDR or similar protocols
- Strong problem solving skills. Exhibit discipline, thoroughness and methodical approach in solving problems
- Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers
- Experience in mentoring junior engineers
- Self-driven and committed individual who can work in a fast paced project environment
Desirable skills and experience
- Prior experience with Cadence tools and flows is highly desirable
- Familiarity with ARM/CPU architectures is a plus
- Experience in developing c-based test cases for SOC verification
- Experience with assembly language programming
- Good knowledge of some of the protocols like UART, I2C, SPI, JTAG
- Embedded C code development and debug
- Formal Verification experience
- Cadence verification tool experience
Strong vocabulary, communication, organizational, planning, and presentation skills are essential. Ability to work independently and productively with high quality output and results in a fast paced and dynamic environment. A strong positive attitude and ability to work in a team is a must. Self-motivated and willing take up additional responsibilities to contribute to team’s success.
We’re doing work that matters. Help us solve what others can’t.Cadence Design Systems Austin, Texas, USA Office
Austin, United States
Similar Jobs
Machine Learning • Payments • Security • Software • Financial Services
Architect and implement enterprise GenAI platforms (RAG and agentic systems), design knowledge retrieval, orchestration, tool-using agents and human-in-the-loop workflows, ensure production readiness and governance with product/data/security teams, define platform engineering best practices, and solve complex platform challenges with broad autonomy.
Top Skills:
Agentic SystemsApi DesignGenaiGenerative AiHuman-In-The-Loop WorkflowsKnowledge RetrievalObservabilityOrchestrationPlatform EngineeringRetrieval Augmented Generation (Rag)Tool-Using Agents
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Senior technical contributor owning DFT architecture and MBIST solutions for HBM logic and base die. Define MBIST/logic test architectures, DFT entry flows, and test/debug modes. Partner with architects, APR, and verification to ensure scalable, manufacturable designs; support RTL debug, timing closure, and silicon bring-up. Mentor engineers and drive documentation and cross-functional alignment.
Top Skills:
Analog SimulationAprAsicDftDramHbmIeee 1500MbistRtlSocVerilog
Aerospace • Artificial Intelligence • Machine Learning • Robotics • Software
Lead design and development of primary and secondary aircraft structures for next-gen UAVs. Own CAD/FEA-driven structural lifecycle, material selection (composites/metal), testing, integration, verification, and mentor junior engineers while ensuring manufacturability and compliance with aerospace standards.
Top Skills:
AbaqusAnsysCatiaConfiguration Management ToolsDfmaDigital TwinGd&TModel-Based EngineeringNastranNxSolidworksTolerance Stackups
What you need to know about the Austin Tech Scene
Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.
Key Facts About Austin Tech
- Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
- Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
- Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
- Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
- Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center
