SambaNova Systems Logo

SambaNova Systems

Principal DFT Engineer

Posted 2 Months Ago
Be an Early Applicant
In-Office
Austin, TX, USA
180K-255K Annually
Expert/Leader
In-Office
Austin, TX, USA
180K-255K Annually
Expert/Leader
Design and implement block- and SoC-level DFT architectures for complex AI accelerator chips. Develop ATPG, MBIST, scan, JTAG, IEEE 1500, and IJTAG infrastructure; automate insertion, pattern generation, coverage analysis, and debug; support DFT timing closure, ATE deployment, silicon bring-up, diagnosis, failure localization, yield analysis, and manufacturing test optimization.
The summary above was generated by AI

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the role

Sambanova is looking for a talented and motivated Principal Design for Test (DFT) Engineer to help us build state-of-the-art RDU chips for machine learning and artificial intelligence. We are looking for a highly hands-on engineer who will be responsible for DFT architecture and implementation, verification, ATPG, MBIST and silicon bring-up for complex high-performance chips

Responsibilities

Your responsibilities will include:

  • Define & implement block-level and SoC-level DFT architecture for large, hierarchical SoCs
  • Develop and maintain ATPG flows for stuck-at,  at-speed and advanced fault models.
  • Develop scripts and automation for DFT insertion, ATPG, coverage analysis, pattern generation, and debug.
  • Develop and maintain JTAG, IEEE 1500, and IEEE 1687/IJTAG infrastructure for internal test and debug access.
  • Generate production-quality ATPG and MBIST patterns and support deployment to ATE.
  • Work closely with STA and Physical Design teams on DFT timing closure
  • Support silicon diagnosis, failure localization, yield analysis, and manufacturing test optimization.
Required Qualifications
  • B.S. in computer science, computer engineering, or related field
  • 10+ years relevant industry experience
  • Deep understanding of scan insertion, scan compression, ATPG, MBIST, JTAG, and hierarchical DFT
  • Hands-on experience with Siemens Tessent tool flow (preferred) or equivalent industry standard DFT tools
  • Familiarity with cell-aware ATPG, small-delay defects, IEEE 1500, IEEE 1687/IJTAG, and low-power DFT is highly desirable
  • Strong understanding of advanced ATPG, silicon diagnosis, and failure localization methodologies
  • Experience with STA constraints & analysis for DFT modes & SDF simulations
  • Working knowledge of Verilog/System-Verilog simulators & waveform debugging
Preferred Qualifications
  • Experience with ATE pattern deployment and silicon bring-up 
  • Experience with multi-die/chiplet DFT, known-good-die test, or die-to-die interface testing
  • Experience with large compute, AI accelerator, or HPC SoCs

Base Salary Range:

Base Pay Range
$180,000—$255,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. 

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

SambaNova Systems Austin, Texas, USA Office

Located in North Austin, our office is located five minutes from the Arboretum, ten minutes to the Domain, and a short drive to adventure in the great hill country and best lakes and rivers of Texas.

Similar Jobs

7 Days Ago
In-Office
269K-377K Annually
Expert/Leader
269K-377K Annually
Expert/Leader
Aerospace
Own DFT architecture and test strategy for large multi-block TeraWave SoCs. Define scan, compression, boundary scan, test access, and BIST specifications; implement DFT infrastructure; generate and validate ATPG vectors; debug ATE pattern failures; support silicon bring-up, defect analysis, yield improvement, and test coverage reviews. Provide technical leadership across design, physical design, verification, and product engineering teams.
Top Skills: AsicAteAtpgBoundary ScanDftDftmaxIeee 1500Ieee 1687Logic BistMemory BistModusScan CompressionScan DesignSocTessentTest Access Mechanisms
One Month Ago
Remote or Hybrid
United States
Senior level
Senior level
Software
Own end-to-end DFT architecture, implementation, verification, DRC closure, test coverage, timing constraints, and post-silicon debug for ASICs. Work across Logic BIST, MBIST, BISR, scan compression, Boundary Scan, JTAG, ATPG, and mixed-signal IP integration. Collaborate with architecture, RTL, physical design, and product teams to resolve design and testability issues, automate flows using TCL, support hierarchical integration, and achieve first-pass silicon success.
Top Skills: AsicAteAtpgBisrBoundary ScanDesign-For-Test (Dft)Dft DrcEda ToolsGate-Level SimulationIeee 1149.XJtagLogic BistMbistMixed-Signal IpNetlistRtlScan CompressionScan Timing ConstraintsTcl
Yesterday
In-Office
Austin, TX, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads design-for-test strategy and execution across chip projects, defining DFT architecture and implementing scan, boundary scan, MBIST, and JTAG. Manages ATPG, test pattern generation, post-silicon bring-up, debug, manufacturing test support, ATE integration, and DFT automation. Collaborates with RTL, physical design, and verification teams, mentors engineers, tracks project milestones, and evaluates emerging methodologies to improve test quality and productivity.
Top Skills: AteAtpgBoundary ScanDftGate-Level SimulationJtagMbistRtlScan InsertionSiemens Dft Tools

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account