Microsoft Logo

Microsoft

Principal Physical Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Austin, TX, USA
143K-304K Annually
Expert/Leader
In-Office
Austin, TX, USA
143K-304K Annually
Expert/Leader
Lead physical design for block, sub-chip, and full-chip ASIC/SoC implementations. Develop and automate PD flows, evaluate nodes/IP/EDA tools, drive floorplanning through signoff (CTS, placement, routing, STA, verification), optimize power/IR/EM, report risks, and support program needs with occasional travel.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. 


As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AISIE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.   


We are looking for a Principal Physical Design Engineer to join the team. 

#SCHIE


Responsibilities
  • Lead and execute Physical Design activities at block, sub-chip, and full-chip levels.
  • Contribute to Physical Design flow development, automation, and methodology improvements.
  • Evaluate and recommend technology nodes, IP selection, EDA tools, and vendor solutions.
  • Provide clear and concise status updates on progress, risks, and mitigation plans to management.
  • Operate independently with minimal supervision while maintaining strong attention to detail.
  • Support program needs, including occasional travel as required.
  • Drive all phases of implementation including:
  • Floorplanning
  • Synthesis
  • Placement and optimization
  • Clock Tree Synthesis (CTS) and custom clocking
  • Routing
  • Static Timing Analysis (STA)
  • Physical Verification
  • Formal Equivalency
  • Power optimization and efficiency analysis
  • IR-drop and Electromigration (EM) analysis

Qualifications

Required Qualifications

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
    • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
    • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
    • OR equivalent experience.

Other Requierments:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.  
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.   

Preferred Qualifications:

  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level. 
  • Experience in tapeouts of complex ASICs in leading edge technology 
  • Experience in leading team to deliver planned PD goals. 


Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs

Yesterday
In-Office
Austin, TX, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead development and delivery of physical design tool flows, methodologies, and sign-off for block, sub-chip, and full-chip levels of Microsoft Next‑Gen AI SoC. Responsibilities include PnR convergence, STA and timing ECOs, PV and FEV sign-off, global clocking, EM/IR analysis, IP collateral validation, design reviews, and mentoring junior engineers.
Top Skills: Cadence InnovusFormal Equivalency Verification (Fev)FormalityFoundry Tech Files And Rule DecksIr-Drop/Em (Emir)Physical Verification (Pv)Place And Route (Pnr)PrimeclosurePrimetimePythonRedhawk ScSiemens CalibreStar-RcStatic Timing Analysis (Sta)Synopsys Fusion CompilerTclVclp
4 Days Ago
In-Office
153K-265K Annually
Senior level
153K-265K Annually
Senior level
Semiconductor • Manufacturing
The Principal Engineer, SoC PD leads a team in designing and delivering full chip Physical design for complex SoCs, ensuring project efficiency and innovation, while mentoring engineers and collaborating with cross-functional teams on methodologies and EDA tools.
Top Skills: CadenceSiemens/Mentor Eda ToolsSynopsys
19 Minutes Ago
Hybrid
Senior level
Senior level
Fintech • Professional Services • Consulting • Energy • Financial Services • Cybersecurity • Generative AI
Design, develop, and deploy scalable fullstack web applications (MERN). Build and integrate REST/GraphQL APIs, optimize SQL queries, write automated tests, follow coding standards, collaborate in Agile teams, and contribute to technical documentation and architecture.
Top Skills: Ci/CdCloud PlatformsDevOpsExpressGraphQLJavaScriptMern StackMongoDBNode.jsOracleReactRestful ApisSQL

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account