Broadcom Logo

Broadcom

R&D Engineer IC Design 4

Reposted 4 Days Ago
Be an Early Applicant
In-Office
River Hills, Austin, TX, USA
52-83 Hourly
Senior level
In-Office
River Hills, Austin, TX, USA
52-83 Hourly
Senior level
Responsible for front end design and verification of ASIC design blocks, including architecture definition, logic design, synthesis, and verification through simulation and analysis of timing.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

You will be responsible for the front end design and verification of design blocks for these cores. Specific duties will include, but are not limited to architecture definition, logic design, synthesis, constraint development; design verification through simulation, formal verification, along with analysis of timing from the physical implementation. You will design logic blocks from systems requirements documents and will simulate and debug designs with Verilog simulation. Familiarity with entire ASIC design and implementation flow.

·        Ability to work independently as well as part of a large team spanning multiple geographies.

·        Education: BS/MS in Electrical or Computer Engineering or equivalent

· Bachelors and 8+ years of related experience; or Masters degree and 6+ years of related experience

·        Experience with complete ASIC or standard product implementation flow from RTL synthesis, timing analysis / closure.

·        Requires proficiency with the following design tools / flows:

·         TCL/Perl scripting

·         Synthesis experience with either Synopsys Design Compiler/ DC topo or Cadence RTL compiler

·         Timing analysis experience with Primetime for high frequency designs and advanced technology nodes/libraries

·         Understanding of liberty LIB models for timing

·         Formal verification (Synopsys Formality / Cadence Conformal)

·         Spyglass Lint

·         Power analysis of RTL and gate level netlists

·         Familiarity with DFT (design for test) and scan methodology

·         Version control (svn, git, etc)


Compensation and Benefits


The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Austin, Texas, USA Office

Austin, United States, 0

Similar Jobs

3 Days Ago
In-Office
River Hills, Austin, TX, USA
122K-195K Annually
Senior level
122K-195K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and verify front-end RTL blocks for ASIC cores: define architecture, implement logic, perform synthesis, constraints, simulation and formal verification, analyze timing from physical implementation, debug Verilog designs, and collaborate across global teams within the full ASIC implementation flow.
Top Skills: Asic Implementation FlowCadence ConformalCadence Rtl CompilerDft/Scan MethodologyGitLiberty (Lib) Timing ModelsPerlPower AnalysisRtl SimulationSpyglassSvnSynopsys Design CompilerSynopsys FormalitySynopsys PrimetimeSynthesisTclTiming AnalysisVerilog
42 Minutes Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead HBM IO design architecture initiatives, oversee multi-disciplinary projects, define standards, and ensure performance benchmarks for next-gen memory solutions.
Top Skills: Cadence AdeCmosHbmHspiceSpectreTsv
43 Minutes Ago
In-Office
Austin, TX, USA
177K-387K Annually
Senior level
177K-387K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Senior Member of Technical Staff will define the technology vision for storage solutions, engage with customers, analyze market trends, and lead strategic technology initiatives.
Top Skills: Ai/Ml InfrastructureComputer EngineeringComputer ScienceElectrical EngineeringNand FlashNvmePcieSsd Architectures

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account