The RTL Design Engineer will design and implement components for next-gen AI processors, collaborate on microarchitecture, and drive timing closure, optimizing for performance and power efficiency.
We’re hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.
About Us:
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.
We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.
The salary range for this position is $120,000–$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.
RTL Design at Mythic:
At Mythic, our RTL design team is at the heart of transforming our custom dataflow architecture into working silicon. RTL engineers take ownership of microarchitecture and RTL implementation, designing high-performance, low-power logic that enables our breakthrough AI hardware. The team works closely with architecture, custom analog IP, compiler, verification, emulation, and post-silicon teams to ensure every component integrates seamlessly into the full system. Because modern AI workloads push the limits of performance, memory, and efficiency, our RTL engineers apply creativity and rigor to deliver designs that meet aggressive PPA (performance, power, area) goals while ensuring correctness. We welcome engineers at all levels who are excited to tackle challenging design problems and play a key role in building the next generation of AI compute hardware.
Responsibilities
- Design and implement RTL for Mythic's next-generation AI processor.
- Develop and optimize high-performance, low-power components including datapaths, controllers, memory subsystems, and interconnects.
- Collaborate with architects and verification engineers to define microarchitecture and ensure functional correctness.
- Drive timing closure by working with synthesis and physical design teams.
- Participate in design reviews and contribute to improving RTL coding practices and methodologies.
Requirements
- Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
- 3+ years of industry experience in RTL design, microarchitecture, and architecture development.
- Solid understanding of computer architecture fundamentals (pipelines, caches, coherence, memory hierarchies).
- Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines.
- Familiarity with timing constraints, physical design considerations, and EDA flows.
- Hands-on experience with simulation, synthesis, linting, and static timing analysis tools.
- Strong problem-solving and communication skills with ability to work in cross-functional teams.
At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.
Mythic AI Austin, Texas, USA Office
Austin, TX, United States
Similar Jobs
Artificial Intelligence • Hardware • Machine Learning • Natural Language Processing • Software • Generative AI
Design and implement RTL components for AI accelerator ASICs from microarchitecture through tape-out and silicon bring-up. Responsibilities include writing and debugging SystemVerilog, optimizing power, performance, and area, supporting synthesis and timing closure, and applying lint, CDC, LEC, and assertion-based quality checks. The engineer collaborates with architecture, verification, and physical design teams while contributing to compute datapath, on-chip network, and memory subsystems.
Top Skills:
AsicAxiClock Domain CrossingDdrDigital Logic SynthesisEmulationEthernetFpga PrototypingGitHbmLintingLinux ShellLogical Equivalence CheckingPciePythonRtlStatic Timing AnalysisSystemverilogSystemverilog Assertions
Artificial Intelligence • Hardware • Machine Learning • Natural Language Processing • Software • Generative AI
Own microarchitecture and synthesizable SystemVerilog RTL for major AI accelerator blocks from specification through tape-out. Drive power, performance, and area optimization, timing closure, synthesis, STA, lint, CDC, LEC, assertions, and verification collaboration. Partner with architecture and software teams on performance improvements, advance EDA automation, lead design reviews, and mentor engineers.
Top Skills:
AsicAxiClock Domain CrossingDdrEda ToolsEthernetHbmLintLogic Equivalence CheckingPciePythonRtlStatic Timing AnalysisSynthesisSystemverilogSystemverilog AssertionsTsmc
Artificial Intelligence • Cloud • Information Technology • Software
Design and implement CPU RTL for integer, floating point, and reservation station logic. Drive RTL coding, simulation, and optimization for power, performance, area, and timing. Participate in architecture definition, review verification plans, resolve RTL test failures, and provide technical leadership and cross-team collaboration to deliver CPU IP for full-chip integration.
Top Skills:
Ai ToolsAutomation ToolsCell LibrariesCpu IpCpu MicroarchitectureOut-Of-Order ExecutionPower ConvergenceReservation Station DesignRtlSimulationTiming ClosureX86 Microarchitecture
What you need to know about the Austin Tech Scene
Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.
Key Facts About Austin Tech
- Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
- Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
- Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
- Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
- Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center
