Intel Logo

Intel

Senior Design Verification Engineer

Posted 3 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
191K-269K Annually
Senior level
In-Office
Austin, TX, USA
191K-269K Annually
Senior level
Develop and execute verification plans for IP logic, build SystemVerilog and UVM test environments, run presilicon simulations, analyze coverage, debug design issues, and verify networking IPs implementing reliable transport protocols. Collaborate with architecture, RTL, and physical design teams while improving verification infrastructure, methodologies, and technical flows.
The summary above was generated by AI
Job Details:

Job Description: About the Role

As an IP Design Verification Engineer, you will play a critical role in shaping Intel's innovations by ensuring the functionality and reliability of our intellectual property (IP) designs. You will join a dynamic team that collaborates across architecture, design, and verification groups to ensure our solutions meet and exceed industry standards.

Your work will directly impact the development of groundbreaking technologies, driving Intel's success in delivering world-class products to the market. This is an exciting opportunity to contribute to cutting-edge projects while advancing your career in a forward-thinking and collaborative environment.

Key Responsibilities

  • Develop and execute comprehensive verification plans to ensure IP logic meets microarchitecture specifications
  • Create and maintain test benches and verification environments to achieve high coverage and reliability
  • Perform system simulations to verify designs, analyze power and timing, and identify bugs in the presilicon environment
  • Debug verification issues by replicating, root-causing, and implementing corrective measures for failing tests
  • Collaborate with architects, RTL developers, and physical design teams to enhance verification methodologies for complex features
  • Document verification plans and drive technical reviews with architecture and design teams
  • Maintain and improve existing verification infrastructure, tools, and methodologies
  • Participate in defining verification infrastructure and contribute to the development of technical flow methodologies (TFMs)

You Should Demonstrate the Following to Be Successful

  • Strong collaboration and communication skills to effectively work across architecture, design, and physical teams
  • Demonstrated ability to lead technical reviews and drive alignment on verification strategies
  • Passion for continuous learning, innovation, and contributing to a culture of technical excellence
  • Proven ability to analyze and resolve complex design issues in a presilicon environment

Qualifications:

Minimum Qualifications

  • Bachelor's or BS degree in Electrical Engineering, Computer Engineering, or a related field
  • 9+ years of experience in IP functional verification with a Bachelor's degree, 6 years with a Master's degree, or 4 years with a PhD

The above experience must include:

  • Hands-on experience in building verification environments using SystemVerilog and UVM
  • Expertise in RTL design and debugging using industry-standard tools and methodologies
  • Hands-on experience verifying networking IPs/SoCs implementing RDMA (RoCEv2, iWARP, InfiniBand) or comparable reliable transport protocols (e.g., Ultra Ethernet Transport, TCP offload), including features such as QP/connection state, retransmission, packet ordering, and congestion control

Preferred Qualifications

  • Familiarity with scripting languages, such as Python or Perl, to automate verification tasks

We invite you to bring your expertise, creativity, and enthusiasm to Intel. Take the next step in your career by applying today and be part of a team that is shaping the future of technology.


          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations:US, Arizona, Phoenix, US, California, Santa Clara

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $190,610.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Similar Jobs

23 Days Ago
Hybrid
Austin, TX, USA
130K-222K Annually
Senior level
130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog/UVM or VHDL testbenches, developing constrained-random test plans, analyzing coverage, creating reusable verification IP, and improving verification methodologies. The role leads small to medium teams, mentors junior engineers, manages schedules and task completion, and collaborates with distributed engineering teams. Work is full-time onsite and requires a current Secret clearance or eligibility to obtain one.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
29 Days Ago
Hybrid
Austin, TX, USA
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and verify FPGA design environments for electronic warfare systems using SystemVerilog/UVM and/or VHDL. Create constrained-random test plans, self-checking testbenches, reusable verification IP, and coverage-driven test cases. Analyze verification metrics, improve methodologies, execute tasks to schedule, and collaborate with engineers across multiple U.S. locations.
Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
2 Days Ago
In-Office
Austin, TX, USA
200K-350K Annually
Senior level
200K-350K Annually
Senior level
Hardware • Information Technology • Software
Lead verification of AI inference ASICs by developing verification strategies, UVM environments, simulation testbenches, constrained-random tests, and coverage plans. Collaborate with architecture, design, software, FPGA, and emulation teams to debug issues, achieve functional coverage closure, validate hardware before and after silicon, and manage verification schedules and risks.
Top Skills: AsicCadenceEda ToolsFormal VerificationFpgaHardware EmulationMentor GraphicsPerlPythonSynopsysSystemverilogTclUvm

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account