Microsoft Logo

Microsoft

Senior Physical Design Engineer

Reposted Yesterday
Be an Early Applicant
In-Office
Austin, TX, USA
120K-261K Annually
Senior level
In-Office
Austin, TX, USA
120K-261K Annually
Senior level
Lead and execute block- and sub-chip physical design including floorplanning, synthesis, placement, CTS, routing, STA, physical verification, formal equivalency, power/IR-drop/EM analysis. Improve flows, automate methodologies, evaluate technology nodes/IP/EDA tools, report status and risks, and support program needs with occasional travel.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Senior Physical Design Engineer to help achieve that mission. 


As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AISIE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for a Senior Physical Design Engineer with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.   


We are looking for a Senior Physical Design Engineer to join the team. 



Responsibilities
  • Lead and execute Physical Design activities at block and sub-chip levels.
  • Contribute to Physical Design flow development, automation, and methodology improvements.
  • Evaluate and recommend technology nodes, IP selection, EDA tools, and vendor solutions.
  • Provide clear and concise status updates on progress, risks, and mitigation plans to management.
  • Operate with minimal supervision while maintaining good attention to detail.
  • Support program needs, including occasional travel as required.
  • Execute all phases of implementation including:
    • Floorplanning
    • Synthesis
    • Placement and optimization
    • Clock Tree Synthesis (CTS) and custom clocking
    • Routing
    • Static Timing Analysis (STA)
    • Physical Verification
    • Formal Equivalency
    • Power optimization and efficiency analysis
    • IR-drop and Electromigration (EM) analysis

Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.

Other Requierments:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.  
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.   

Preferred Qualifications:

  • Experience in physical design implementation, signoff at block / sub system level. 
  • Experience in tapeouts of complex ASICs in leading edge technology. 

#SCHIE


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs

4 Days Ago
In-Office
Austin, TX, USA
180K-266K Annually
Senior level
180K-266K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead the physical design organization and RTL-to-GDSII implementation of advanced SoCs. Responsibilities include methodology development, synthesis, floorplanning, power planning, place and route, clock tree synthesis, timing and signoff, physical verification, tapeout execution, team leadership, hiring, mentoring, resource planning, cross-functional alignment, and EDA tool deployment.
Top Skills: AsicClock Tree SynthesisCmosDrcEda ToolsFloorplanningGdsiiLvsMakefilePerlPhysical VerificationPlace And RoutePower IntegrityPythonRtlSignal IntegritySocSynthesisTclTiming Closure
4 Days Ago
In-Office
Austin, TX, USA
112K-166K Annually
Senior level
112K-166K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead physical design and methodology for complex processor and ASIC chips. Drive RTL-to-GDS implementation, multi-voltage place-and-route, static timing, physical verification, integration, and design closure. Collaborate with digital, RTL, and analog teams, while providing technical direction and mentoring. Develop Shell, Python, and Tcl automation scripts to improve design productivity and robustness.
Top Skills: Cadence InnovusEda ToolsGdsPerlPythonRtlShellTclVerilog
5 Days Ago
In-Office or Remote
United States
Senior level
Senior level
Software
Support digital hardware specification, design, and implementation, including ASIC physical design, build-controlled releases, hardware and software evolution, documentation, change control, quality standards, and troubleshooting. Improve processes and tools, provide technical guidance, manage project resources, and collaborate with customers on technical requirements. Required expertise includes CMOS technology, physical design flows, EDA tools, scripting, timing and power analysis, Verilog HDL, third-party IP integration, and advanced process nodes.
Top Skills: Cadence InnovusCmosMentor Graphics OlympusPerlPower AnalysisPythonStatic Timing AnalysisSynopsys Ic CompilerTclTsmc 3NmTsmc 5NmVerilog Hdl

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account