NVIDIA Logo

NVIDIA

Software R&D Engineer, RTL Optimization Tools

Reposted 2 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
136K-219K Annually
Mid level
In-Office
Austin, TX, USA
136K-219K Annually
Mid level
Develop and invent parallel, graph-based RTL analysis and optimization methods. Analyze RTL impacts on latency, power, DFT, clocking, and power delivery. Explore ML (LLMs, GNNs, GANs, RL) and high-performance algorithms for logic synthesis, clustering, and implementation. Drive end-to-end tool development and collaborate with design teams to deploy optimizations.
The summary above was generated by AI

NVIDIA's success builds on a foundation of industry leading hardware. A key strategy in achieving this is our combining of the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and novel algorithms in C++. We are seeking an innovative CAD Software Engineer with particular interest in strategies and algorithms for large scale RTL quality, timing, and power optimization. Such optimization usually includes a mix of graph-based algorithms, AI, and feedback from RTL designers, so having experience relevant to each of those areas would be ideal. In practice, techniques often depend on many related domains, so a solid understanding of DFT, clock distribution, power gating, and other SOC integration aspects is essential.

Developing software within a leading hardware company means getting to almost exclusively focus on the latest processes and most advanced designs. We're not bogged down by legacy support, niche roles, or convoluted approval processes. Our developers enjoy unusually high intellectual freedom and the ability to explore broad roles. If you like to work across many technical areas and see your successes directly realized in the world's best AI hardware, this is it!

What you’ll be doing:

  • Invent new methods to enable parallel, graph-based RTL traversal, analysis, and manipulation.

  • Devise strategies for rapidly analyzing the impact of RTL changes on data path latency, power, and impact to DFT, clocking, and power delivery.

  • Explore use of LLMs (Large Language Models), GNNs (Graph Neural Networks), GANs (Generative Adversarial Networks), and Reinforcement Learning for suggesting or automatically implementing RTL modifications.

  • Explore high performance algorithms for clustering, min cost tree covering (technology mapping), datapath implementation and other details of logic synthesis, especially that efficiently incorporate human insight.

  • As with any software engineering team, we do write a lot of code, but this is broader than a typical CAD or EDA role. Instead, we as a team own the whole process from discovery and invention of new optimization opportunities, to developing solutions and working directly inside design teams to facilitate deployment. That translates to a bigger picture view of your work, going beyond simply responding to user requests to instead actively driving the roadmap of increasing hardware design productivity.

What we need to see:

  • MS or PhD in Electrical Engineering or Computer Science or equivalent experience

  • 3+ years of relevant experience in CAD software and VLSI hardware design

  • Demonstrated ability in software development with C++, particularly in algorithm development related to graph traversal, pattern matching, and optimization

  • Familiarity with RTL design, including Verilog and SystemVerilog code, as well as general hardware design concerns such as scan chain insertion, MBIST, clock and power distribution, and bus architectures

  • Familiarity with related EDA techniques, including logic synthesis, global route, static timing analysis, and SAT solvers

  • Strong communication and interpersonal skills

Ways to stand out from the crowd:

  • Experience with common EDA building blocks, such as Verific for Verilog parsing, Espresso for logic minimization, and various other components for logic rewriting, tree coverage, SAT solvers, and combinatorial optimization

  • Experience in high performance software design including multithreading, distributed computing, efficient memory and I/O use, etc.

  • Previous work experience including both software and hardware roles, especially involving SOC/IP integration or RTL design

  • Experience with various machine learning techniques for analysis, optimization, and code generation

NVIDIA is widely considered to be one of the technology world’s most desirable employers, and due to outstanding advancements, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you!

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 15, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA Austin, Texas, USA Office

Austin, United States

Similar Jobs

6 Minutes Ago
Hybrid
Austin, TX, USA
Mid level
Mid level
Artificial Intelligence • Semiconductor
Design, develop, and implement diagnostics software and tools for hardware monitoring and fault diagnosis in AI systems. Collaborate with multiple teams to ensure system reliability.
Top Skills: C#C++LinuxPython
6 Minutes Ago
Remote or Hybrid
Austin, TX, USA
Mid level
Mid level
Artificial Intelligence • Semiconductor
The Principal Reliability Scientist leads reliability activities in high-performance systems, drives experimental design, analyses data for reliability metrics, and collaborates with cross-functional teams to enhance product reliability and serviceability.
Top Skills: Ai HardwareExperimental DesignReliability EngineeringReliability ModellingStatistical Data AnalysisSystem Reliability
6 Minutes Ago
Hybrid
Austin, TX, USA
Mid level
Mid level
Artificial Intelligence • Semiconductor
The Principal Test Framework Software Engineer will design and implement test automation frameworks for hardware validation, collaborating with teams to ensure quality and efficiency in AI hardware systems.
Top Skills: BashCdCiGitLinuxPythonUnix

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account