Broadcom Logo

Broadcom

DFT Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
River Hills, Austin, TX, USA
129K-207K Annually
Senior level
In-Office
River Hills, Austin, TX, USA
129K-207K Annually
Senior level
Perform DFT tasks including MBIST and scan insertion, ATPG and pattern simulation, ATE pattern development and silicon debugging, yield analysis, and cross-functional DFT collaboration during design and silicon bring-up.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

As a member of our team, you will be responsible for various aspects of DFT, including MBIST and scan insertion, ATPG, ATE pattern development, and yield analysis.
Key Responsibilities:
  • Work closely with the ATE engineer on yield improvement and analysis.
  • Develop ATE patterns, manage the hand-off process, and perform silicon debugging.
  • Participate in block and chip-level DFT implementation, developing and executing all related tasks.
  • Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools.
  • Perform ATPG and pattern simulation for both MBIST and scan.
  • Collaborate with the design, verification, and implementation teams during the DFT design phase, and with the ATE and product development teams during silicon bring-up.
  • Engage with various cross-functional team members, with opportunities to enhance our DFT design methodology.
Required Qualifications:
  • Bachelors in Engineering and 8+ years of related experience or Masters degree and 6+ years of related experience
  • Required experience in silicon bring-up and yield improvement.
  • Solid understanding of DFT techniques.
  • Proven experience in RTL lint checking, scan compression, scan insertion, and the ATPG process.
  • Experience in MBIST architecture and insertion.
  • Experience in analyzing and debugging simulation failures.
  • Solid understanding of digital logic fundamentals.
  • Strong knowledge of the Mentor Tessent/Synopsys DFT and simulation tool suite.
  • Proficiency with Perl or other scripting languages.
  • Strong communication and interpersonal skills.
  • Plus: Experience in STA constraint development in DFT modes

Compensation and Benefits


The annual base salary range for this position is USD 109,700.00 To USD 175,500.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Austin, Texas, USA Office

Austin, United States, 0

Similar Jobs

One Month Ago
Hybrid
Austin, TX, USA
198K-268K Annually
Expert/Leader
198K-268K Annually
Expert/Leader
Artificial Intelligence • Internet of Things • Semiconductor
Architects, implements, and validates design-for-test techniques for Arm SoCs and subsystems. Responsibilities include DFT insertion, RTL and gate-level simulation, ATPG pattern generation, coverage debugging, DFT timing analysis, scan insertion, timing closure, ATE test validation, silicon debug, and characterization. The role collaborates with RTL, verification, physical implementation, test, and product engineering teams throughout development and tape-out.
Top Skills: AteAtpgCadence Dft ToolsFault SimulationGate-Level SimulationIjtagJtagLogic BistMemory BistPerlScan CompressionScan InsertionSiemens Dft ToolsStatic Timing AnalysisStreaming Scan NetworkSynopsys Dft ToolsTclVerilog Rtl
8 Days Ago
In-Office
Austin, TX, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads design-for-test strategy and execution across chip projects, defining DFT architecture and implementing scan, boundary scan, MBIST, and JTAG. Manages ATPG, test pattern generation, post-silicon bring-up, debug, manufacturing test support, ATE integration, and DFT automation. Collaborates with RTL, physical design, and verification teams, mentors engineers, tracks project milestones, and evaluates emerging methodologies to improve test quality and productivity.
Top Skills: AteAtpgBoundary ScanDftGate-Level SimulationJtagMbistRtlScan InsertionSiemens Dft Tools
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement and integrate Design for Test features across HBM core and base die designs. Contribute to DFT specifications, verification coverage, manufacturing test requirements, tape-out, silicon bring-up, qualification, debugging, and methodology standardization. Collaborate with design, product engineering, test, verification, and architecture teams while documenting implementations and supporting assigned programs under mentorship.
Top Skills: Ai-Supported ToolsDesign For Test (Dft)Dft VerificationDramHbmSemiconductor DesignSilicon Bring-Up

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account