Intel Logo

Intel

EDA Tools Hardware Engineer

Reposted 3 Months Ago
Be an Early Applicant
In-Office
Austin, TX, USA
142K-269K Annually
Senior level
In-Office
Austin, TX, USA
142K-269K Annually
Senior level
Develop and maintain full-chip physical implementation flows for SoC designs, including floorplanning, partitioning, hierarchical block integration, placement and routing coordination, power grid planning and IR analysis, CTS strategy integration, and scalable multi-block/multi-power-domain assembly methodologies using Innovus.
The summary above was generated by AI
Job Details:

Job Description: 

The Role and Impact
Join Intel's world-class team as an EDA Tools Hardware Engineer, where you will play a pivotal role in shaping the future of silicon innovation. This position directly contributes to the enablement and adoption of cutting-edge hardware design tools, flows, and methodologies. Your work will enhance the efficiency of design processes and optimize power, performance, and technology node advancements. As part of Intel, you will have the unique opportunity to collaborate with EDA vendors, define next-generation design tools, and contribute to groundbreaking innovations that enrich lives worldwide.
Key Responsibilities

  • Full Chip Implementation Flow Development

  • Develop and maintain full-chip physical implementation flows including:

  • Floor planning and partitioning strategies

  • Hierarchical block integration

  • Chip-level placement and routing coordination

  • Power grid planning and analysis

  • Clock tree synthesis (CTS) strategy integration

  • Enable scalable SoC assembly flows for multi-block and multi-power domain designs.

  • Define methodology for hierarchical design reuse and integration

Qualifications:

Minimum Qualifications

  • Bachelor's degree in Computer Engineering, Electrical Engineering, Computer Science, or a related field with 6+ years of experience; or a Master's degree with 4+ years of experience; or a PhD with 2+ years of experience

  • Physical design fundamentals (I.e. placement, routing)

  • Clock tree synthesis (CTS)

  • Full-chip integration methodologies using Innovus

Preferred Qualifications

  • Static timing analysis (STA)

  • Power grid design and IR drop concepts

  • Experience with large SoC or multi-block design implementation flows

  • Experience scripting and automation skills in Linux environments

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Similar Jobs

24 Days Ago
In-Office
Austin, TX, USA
142K-269K Annually
Senior level
142K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Develop and maintain transistor-level timing characterization flows for custom IP, memories, SRAMs, register files, and compiler-generated macros. Build CAD infrastructure, automation, and validation methodologies for timing, power, and noise models. Collaborate with circuit design, memory, STA, methodology, and EDA vendor teams. Support hardware design, verification, integration, layout, and timing development for advanced semiconductor technology nodes.
Top Skills: AutomationCadence LiberateCmosLibertyLinuxPrimelibScriptingSpiceStatic Timing Analysis (Sta)Synopsys Nanotime
Senior level
Financial Services
Develop fraud risk strategies and analytical solutions using complex datasets, SAS, SQL, Python, and machine learning. Monitor fraudulent behaviors, create risk metrics and dashboards, design loss-mitigation products, and present recommendations to senior stakeholders. Manage strategic initiatives, collaborate with product and operations teams, and supervise analytics employees through delegation, performance management, hiring, and mentorship.
Top Skills: Machine LearningExcelPythonSASSQL
Junior
Financial Services
Coordinates third-party oversight risk management programs by maintaining project plans, governance calendars, roadmaps, documentation, and action logs. Tracks milestones, dependencies, risks, issues, and commitments; coordinates stakeholders and workstreams; prepares executive presentations and meeting materials; documents decisions; supports change management and issue resolution; and promotes consistent PMO standards, governance practices, and timely delivery.
Top Skills: ExcelMicrosoft PowerpointMicrosoft WordSharepoint

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account