Microsoft Logo

Microsoft

Physical Design Engineer II

Posted 2 Hours Ago
Be an Early Applicant
In-Office
Austin, TX, USA
102K-219K Annually
Mid level
In-Office
Austin, TX, USA
102K-219K Annually
Mid level
Performs physical design for semiconductor blocks, sub-chips, and full-chip projects, including design planning, synthesis, placement, clock tree synthesis, static timing analysis, physical verification, EMIR signoff, and formal equivalence checks. Drives timing and congestion convergence, develops EMIR modeling methodologies, delivers place-and-route strategies, and communicates program status, risks, and issues. Occasional travel may be required.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.
As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AISIE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Physical Design Engineer II  to join the team.

#SCHIE


Responsibilities

•    Responsible for Physical Design tasks at block, sub-chip, and/or full-chip level incl. design planning, synthesis, placement, clock tree synthesis, custom clocking, static timing analysis, physical verification, IR drop & EM check and formal equivalence checks 
•    Responsible for delivering high-quality Electromigration and IR drop sign off modeling methodology and drive the overall EMIR convergence strategies
•    To analyze and drive the Static Timing Analysis violations and its convergence
•    To deliver best in class place and route (PNR) strategies especially on congestion and timing challenging blocks
•    You are expected to be able to work with limited direction, have keen attention to detail, and be able to provide crisp status of progress, issues, and risks on the program to the management team.  Occasional travel may be required


Qualifications

Required Qualifications: 

Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience OR equivalent experience.

Other Requirements:Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter. This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.  

Preferred Qualifications: 

  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
    • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
    • OR Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience
    • OR equivalent experience.
  • 4+ years of experience in Physical Design, especially in synthesis, place and route (PNR) and signoff
  • 4+ years of hands-on experience in EDA vendor tools such as RHSC, Star-RC, Fusion Compiler, VCLP, Primetime, Formality, or Cadence Innovus and Conformal

Silicon Engineering IC3 - The typical base pay range for this role across the U.S. is USD $102,100 - $202,200 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $133,800 - $219,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs

3 Months Ago
In-Office
Austin, TX, USA
Senior level
Senior level
Cloud • Enterprise Web • Hardware • Information Technology • Internet of Things • Robotics • Semiconductor
Perform synthesis, place-and-route (PnR), static timing analysis (STA) and signoff for ASIC partitions. Collaborate with architects, RTL and DFT teams to close timing, EM/IR and LEC issues, refine physical design methodologies, troubleshoot flows, and coordinate with EDA vendors to meet tight schedules and design goals.
Top Skills: CadenceElectromigration/Ir (Em/Ir)InnovusLogical Equivalence Checking (Lec)Physical VerificationPlace And RoutePower Delivery Network (Pdn)QuantusSoc DesignStatic Timing AnalysisSub-7NmSynopsysSynthesisTclTempus
6 Minutes Ago
Hybrid
15-20 Hourly
Junior
15-20 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Provide friendly, efficient customer service at the cash wrap and on the sales floor. Operate POS, process shipments and transfers, maintain stockroom and merchandising, support visual updates, assist customers, follow loss prevention and housekeeping standards, and perform physical tasks like lifting and stocking.
Top Skills: Cash Register SystemsInternetIpadLaptopMobile PosPosWalkie Talkie
32 Minutes Ago
Hybrid
Expert/Leader
Expert/Leader
Financial Services
Own the vision, roadmap, discovery, delivery, and adoption of pricing and risk decision capabilities for business banking lending. Define requirements, manage the backlog, use AI tools to accelerate product discovery, improve credit and pricing workflows, ensure regulatory and control alignment, and partner with technology, risk, finance, and other stakeholders. Track outcomes such as turnaround time, approval rates, pricing accuracy, adoption, and operational efficiency.
Top Skills: Artificial Intelligence

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account