NXP Semiconductors Logo

NXP Semiconductors

Principal DFT Engineer

Reposted 3 Months Ago
Be an Early Applicant
In-Office
Oak Hill, Austin, TX, USA
Senior level
In-Office
Oak Hill, Austin, TX, USA
Senior level
Design and verify DFT features at subsystem and top levels: insert and verify MBIST, analyze/fix scan DRCs, run ATPG coverage and pattern generation, insert TAP/IO/test pinmux, perform power-aware RTL/GLS simulations, and support pattern bring-up with product and test teams.
The summary above was generated by AI

DFT Engineer

You will join a team working on leading-edge projects in the Business Unit (BU) MCU & MPU Engineering & Design Enablement (MMEDE). MMEDE BU brings the technology and ecosystem relationships for next gen automotive Processing, Edge Processing & Radar Processing products.

Your Responsibilities:

  • Handling RTL Design for DFT related changes in both Subsystem level & Top level Designs.

  • Inserting of MBIST RTL for memories & Verifying them.

  • Analyzing Scan DRCs & fixing them in RTL.

  • Analyzing ATPG reports on coverage & devise mechanism to improve coverage & generating patterns for ATE.

  • Inserting of TAP, IOs, Test Pinmux using NXP DFT flows.

  • Power Aware RTL/ GLS simulation bringup & taking care of the regression suite for both Non-ATPG & ATPG simulations.

  • Bringing up Patterns on Wafer probe & on Final Test by working closely with Product & Test teams.

Your Profile:

  • DFT engineer with 5+ years of experience in DFT implementation and verification of scan architectures, JTAG, memory BIST, ATPG.

  • Self-driven, results-oriented with a positive outlook, and a clear focus on high quality deliverables.

  • Empathic communicator, able to see things from the other person's point of view.

  • Should be willing to take up new challenges in the project and be a team player.

  • The engineer should be well versed in Digital Design Concept, preferably having subject knowledge on Verilog/VHDL RTL coding.

  • The candidate should preferably have experience in any one of the following areas.

    • Scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF. 

    • Able to debug and root cause problems in simulation failures.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

NXP Semiconductors Austin, Texas, USA Office

Austin, United States, 0

Similar Jobs

Yesterday
In-Office
199K-347K Annually
Expert/Leader
199K-347K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own DFT architecture, implementation, flow execution, and signoff for complex HBM base-die SoCs. Responsibilities include scan, MBIST, LBIST, JTAG, ATPG readiness, coverage closure, RTL-to-GDS integration, physical design collaboration, pre- and post-silicon debug, yield analysis, and standardized flow development. The role also advances AI-driven DFT tools and mentors engineers.
Top Skills: Agentic AiAtpgBoundary ScanCadenceDftDramDrcEda ToolsGen-AiHbmJedecJtagLbistLvsMbistPerlPhysical DesignPythonRtlRtl-To-GdsScan InsertionSiemensSocStaSynopsysSynthesisTcl
16 Days Ago
In-Office
269K-377K Annually
Expert/Leader
269K-377K Annually
Expert/Leader
Aerospace
Own DFT architecture and test strategy for large multi-block TeraWave SoCs. Define scan, compression, boundary scan, test access, and BIST specifications; implement DFT infrastructure; generate and validate ATPG vectors; debug ATE pattern failures; support silicon bring-up, defect analysis, yield improvement, and test coverage reviews. Provide technical leadership across design, physical design, verification, and product engineering teams.
Top Skills: AsicAteAtpgBoundary ScanDftDftmaxIeee 1500Ieee 1687Logic BistMemory BistModusScan CompressionScan DesignSocTessentTest Access Mechanisms
One Month Ago
Remote or Hybrid
United States
Senior level
Senior level
Software
Own end-to-end DFT architecture, implementation, verification, DRC closure, test coverage, timing constraints, and post-silicon debug for ASICs. Work across Logic BIST, MBIST, BISR, scan compression, Boundary Scan, JTAG, ATPG, and mixed-signal IP integration. Collaborate with architecture, RTL, physical design, and product teams to resolve design and testability issues, automate flows using TCL, support hierarchical integration, and achieve first-pass silicon success.
Top Skills: AsicAteAtpgBisrBoundary ScanDesign-For-Test (Dft)Dft DrcEda ToolsGate-Level SimulationIeee 1149.XJtagLogic BistMbistMixed-Signal IpNetlistRtlScan CompressionScan Timing ConstraintsTcl

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account