NVIDIA Logo

NVIDIA

Senior Digital Design Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
136K-265K Annually
Senior level
In-Office
Austin, TX, USA
136K-265K Annually
Senior level
Design and implement high-performance, area- and power-efficient RTL blocks for NVLink Fusion AI infrastructure SoCs. Responsibilities include architectural analysis, microarchitecture specification, RTL development, verification, synthesis and timing closure, IP selection and integration, and collaboration with architecture, verification, formal verification, and SoC integration teams.
The summary above was generated by AI

We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In this role, you will join a group of hard working engineers crafting and implementing NVLink Fusion based AI infrastructure System-on-Chips. You will get a chance to create real impact in a dynamic, industry leading, technology-focused company, while working on NVLink Fusion technology. NVLink Fusion is the enabler for the next generation of standardized rack-scale AI connectivity.

What you'll be doing:

  • As a key member of the NVLink Fusion design team, you will analyze the architectural requirements, perform the trade-off analysis for implementation, and deliver high performance, area and power efficient RTL Blocks.

  • Craft micro-architecture specification, implement in high-quality RTL, and deliver a fully verified, synthesis and timing clean block.

  • Collaborate with chip architects, verification engineers, formal verification engineers, and SoC integration engineers in order to meet the goals of the block in a timely manner

  • Identify potential IP solutions for specific use cases and assist in selecting, customizing and integrating the right IP solutions.

What we need to see:

  • Bachelors or Master's Degree, or equivalent experience in Electrical Engineering or Computer Engineering 

  • 5+ years of relevant work experience.

  • Experience working with high-speed connectivity protocols such as NVLink, PCI-Express, Ethernet, UCIE etc. 

  • Proven track record of delivering high bandwidth datapath blocks such as data movers, protocol adaptors, network-on-chip, arbiters and schedulers etc.

  • Deep understanding of ASIC design flows and methodology

  • Strong analytical and interpersonal skills, excellent teammate

With highly competitive salaries and a comprehensive benefits package, NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us, and, due to outstanding growth, our special engineering teams are growing fast. If you're a creative and autonomous professional with a genuine passion for technology, we want to hear from you!

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
136,000 USD – 218,500 USD for Level 3; and 168,000 USD – 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA Austin, Texas, USA Office

Austin, United States

Similar Jobs

2 Months Ago
Easy Apply
In-Office
Austin, TX, USA
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Own end-to-end digital design verification for complex SoCs at block, subsystem, and full-chip levels. Develop UVM/SystemVerilog testbenches, verification plans, constrained-random and directed tests, scoreboards, coverage models, and C/C++ SoC validation libraries. Automate regressions and reporting, debug failures, perform root-cause analysis, and collaborate with architecture, design, and software teams. The role requires managing verification milestones, risks, and deliverables through multiple successful tape-outs.
Top Skills: AhbAmbaApbArmAxiCC++Code CoverageConstrained-Random VerificationDmaFunctional CoverageMakefilePerlPythonRisc-VScoreboardingSocSystemverilogUvmUvm-Based TestbenchesVerilog
One Month Ago
In-Office
Oak Hill, Austin, TX, USA
Senior level
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Design and deliver digital IP for processors, controllers, serial links, and interconnects using Verilog and SystemVerilog RTL. Review architecture and microarchitecture specifications, plan development schedules, collaborate on verification to achieve full coverage, track quality metrics, and support SoC integration, validation, emulation, and customer issue resolution. Ensure designs meet performance, quality, safety, and schedule requirements while preventing defects from reaching silicon.
Top Skills: Arm AmbaCClock Domain Crossing (Cdc) AnalysisIso 26262LintPerlPythonRtlSoc ArchitectureStatic Timing Analysis (Sta)SystemverilogVerilog
2 Months Ago
In-Office
Austin, TX, USA
105K-231K Annually
Senior level
105K-231K Annually
Senior level
Information Technology • Consulting • Defense
Lead design, development, integration, testing, and sustainment of digital electronic components and systems. Create schematics, BOMs, PCB layouts, prototypes, firmware integration, and system architecture. Conduct lab testing and simulations, participate in technical reviews (PDR/CDR/TRR), author interface control documents, and support proposal technical content.
Top Skills: EthernetHigh-Speed Digital CircuitsI2CLogic AnalyzerNetwork AnalyzerOscilloscopePcb LayoutPcieProtocol AnalyzerSchematic CaptureSignal GeneratorSpectrum AnalyzerSpiUsb3.X

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account