NVIDIA Logo

NVIDIA

Senior STA Signoff Methodology Engineer

Posted 29 Days Ago
Be an Early Applicant
In-Office
Austin, TX, USA
168K-311K Annually
Senior level
In-Office
Austin, TX, USA
168K-311K Annually
Senior level
Develops timing signoff strategies for advanced GPUs, CPUs, LPUs, and SoCs. Runs large-scale SPICE and STA experiments, builds STA and PNR flows, models advanced-node effects, and improves timing, power, yield, and reliability. Collaborates with technology, physical-design, and timing teams while developing automation and data-analysis methods using Python, JMP, Tcl, and industry-standard EDA tools. The role supports advanced FinFET and emerging CMOS technologies, including 3D IC integration and die stacking.
The summary above was generated by AI

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

We are seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-off strategies for the world's leading GPUs, CPUs, LPUs and SoCs. This position is a broad opportunity to optimize performance, yield, and reliability through increasingly comprehensive modeling, insightful analysis, and automation. This work will influence the entire next generation AI landscape through critical contributions across NVIDIA's many product lines. We have crafted a team of highly motivated people whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. If you are fascinated by the immense scale of precision, craftsmanship, and artistry required to make billions of transistors function on every die at technology nodes as deep as 3nm and beyond, this is an ideal role.

What you'll be doing:

  • Run large-scale SPICE simulations and STA experiments to model the impact of advanced technologies on chip timing.

  • Develop STA and PNR flows and recommendations addressing aging, self-heating, thermal effects, IR drop, electro migration, and other advanced-node physical effects.

  • Collaborate with technology leads, physical-design engineers, and timing engineers to define and deploy sophisticated timing-signoff strategies for extraordinary silicon performance.

  • Develop tools and methodologies that improve design performance, predictability, and silicon reliability beyond the capabilities of standard EDA tools.

  • Work across STA, constraints, and timing and power optimization.

  • Perform extensive data analysis using Python, JMP, or similar tools to improve STA-to-silicon correlation.

What we need to see:

  • MS in Electrical or Computer Engineering, or equivalent experience, with 8 years of experience in ASIC design and timing.

  • Solid understanding of RC extraction, device physics, STA methodologies, and EDA-tool limitations.

  • Proven foundation in the mathematics and physics underlying electrical design.

  • Experience with low-power techniques, including multi-Vt design, clock gating, power gating, activity-based power analysis, DVFS, and CDC.

  • Understanding of signal and power integrity, crosstalk, electromigration, noise, OCV, timing margins, clock jitter, and IR drop.

  • Understanding of standard-cell, memory, and I/O IP modeling and their use in ASIC flows.

  • Hands-on experience with advanced FinFET and emerging CMOS technologies at 5 nm, 3 nm, 2 nm, and beyond.

  • Familiarity with industry-standard ASIC tools such as PrimeTime, ICC2, RedHawk, and Tempus.

  • Strong communication skills and a collaborative working style.

Ways to stand out from the crowd:

  • Familiarity with 3D IC integration, die stacking and packaging, self-heating, and their impact on timing closure.

  • Strong data-analysis and modeling skills employing Python, JMP, or similar platforms.

  • Proficiency in Tcl and Python; C++ experience is a plus.

NVIDIA is widely considered one of the technology world's most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're an engineer who thinks in systems, takes pride in designing things that last, and wants to see the silicon your work helps produce — we want to hear from you.

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ 

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until August 24, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA Austin, Texas, USA Office

Austin, United States

Similar Jobs

33 Minutes Ago
Hybrid
Austin, TX, USA
150K-254K Annually
Expert/Leader
150K-254K Annually
Expert/Leader
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads systems engineering, integration, and test activities for electronic warfare programs while managing a team of systems engineers. Responsibilities include requirements development and allocation, system design, integration and verification, test planning, technical performance measurement, cost and schedule management, trade studies, customer coordination, proposal support, and engineer mentoring. The role requires an active Secret clearance, extensive systems engineering experience, EVMS certification, and CAM experience.
Top Skills: Agile Systems EngineeringCost Account Management (Cam)Earned Value Management System (Evms)Electronic Warfare (Ew)MagicdrawModel-Based Systems Engineering (Mbse)RadarRfcm SystemsSystems EngineeringSystems Integration And Test (Seit)
43 Minutes Ago
In-Office
79K-130K Annually
Junior
79K-130K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Execute and coordinate delivery requirements for government military customers. Lead customer-facing and cross-functional meetings, track on-time delivery, escalate and resolve delivery risks, and maintain quality, cost, schedule, and customer commitments across supply chain, program, and transportation functions.
Top Skills: ExcelMS OfficeOutlookPowerPointWord
44 Minutes Ago
In-Office
80K-108K Annually
Junior
80K-108K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Provides on-site field service support for T-45 aircraft operations and maintenance. Diagnoses and troubleshoots aircraft discrepancies, coordinates with engineering, supply chain, logistics, and program teams, documents technical findings, supports aircraft readiness, and trains customers. The role requires independent work in demanding operational environments, flexible shifts, frequent on-call availability, travel and potential relocation, and eligibility for a U.S. Secret security clearance.
Top Skills: Digital Conferencing ToolsInteractive Electronic Technical Manual (Ietm)T-45 Goshawk Aircraft Systems

What you need to know about the Austin Tech Scene

Austin has a diverse and thriving tech ecosystem thanks to home-grown companies like Dell and major campuses for IBM, AMD and Apple. The state’s flagship university, the University of Texas at Austin, is known for its engineering school, and the city is known for its annual South by Southwest tech and media conference. Austin’s tech scene spans many verticals, but it’s particularly known for hardware, including semiconductors, as well as AI, biotechnology and cloud computing. And its food and music scene, low taxes and favorable climate has made the city a destination for tech workers from across the country.

Key Facts About Austin Tech

  • Number of Tech Workers: 180,500; 13.7% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Dell, IBM, AMD, Apple, Alphabet
  • Key Industries: Artificial intelligence, hardware, cloud computing, software, healthtech
  • Funding Landscape: $4.5 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Live Oak Ventures, Austin Ventures, Hinge Capital, Gigafund, KdT Ventures, Next Coast Ventures, Silverton Partners
  • Research Centers and Universities: University of Texas, Southwestern University, Texas State University, Center for Complex Quantum Systems, Oden Institute for Computational Engineering and Sciences, Texas Advanced Computing Center

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account