Top Tech Jobs & Startup Jobs in Austin, TX

Reposted 6 Days AgoSaved
In-Office or Remote
2 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
As Director, Systems & Solutions, lead the deployment and optimization of AI compute systems, focusing on hardware technologies and customer engagement to enhance performance and usability.
Top Skills: Ai AcceleratorsCpuDriversFirmwareFpgaGpuLinuxRisc-V
Reposted 8 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Mid level
100K-500K Annually
Mid level
Hardware • Manufacturing
Design, implement, and maintain TT-Fabric, a low-level networking library for distributed AI training/inference. Build scalable communication systems for thousands of processors, optimize protocols, synchronization, and data movement, integrate TT-Fabric APIs with programming models, and help define long-term distributed systems architecture.
Top Skills: APIsBare-MetalCC++Distributed SystemsNetworkingRisc-VTt-Fabric
Reposted 8 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Entry level
100K-500K Annually
Entry level
Hardware • Manufacturing
As a Staff Design for Test STA Engineer, you will lead the definition and implementation of DFT methodologies and ensure timing closure for AI processors, collaborating with multiple teams to achieve first-pass silicon success.
Top Skills: Cadence TempusDft ArchitectureRisc-VStatic Timing AnalysisSynopsys PrimetimeSystemverilogVerilog
Reposted 10 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Define and implement CPU system RTL, integrate multiple cores/clusters and subsystem components, and drive functional, timing, and power convergence. Collaborate with DV, PD, architecture, performance, validation and test teams to optimize power/performance/area, debug RTL across hierarchies and support pre- and post-silicon execution while improving RTL flows and tools.
Top Skills: Design Verification (Dv)Post-SiliconPower AnalysisPre-SiliconRisc-VRtlSimulationSynthesisTestValidationVerilogVhdl
Reposted 11 Days AgoSaved
In-Office
Austin, TX, USA
Senior level
Senior level
Hardware • Manufacturing
The engineer will join a CPU design team focusing on performance analysis, verification, and collaboration with architects to deliver efficient CPU designs using RISC-V ISA.
Top Skills: C++PythonRisc-V
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
12 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Entry level
100K-500K Annually
Entry level
Hardware • Manufacturing
Physical Design Engineers at Tenstorrent are responsible for implementing high-performance AI SoC designs, overseeing the complete implementation flow from synthesis to tapeout and collaborating with cross-functional teams to ensure all design aspects are met.
Top Skills: DrcEmFusion CompilerHdlIc Compiler IiIrLecLvsMixed-Signal MacrosSynopsys Design CompilerUpf
Reposted 14 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Responsible for physical design of high-performance CPUs and AI/ML architectures, including implementation from synthesis to tapeout, and collaborating with front-end teams.
Top Skills: InnovusPerlPnrPrimetimePythonRedhawkShellSynthesisTcl
Reposted 14 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The Staff Design Verification Engineer will ensure quality and reliability of digital designs through verification methodologies, defining strategies, and leading teams in validating complex designs.
Top Skills: SystemverilogUvm
Reposted 15 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Mid level
100K-500K Annually
Mid level
Hardware • Manufacturing
The AI Subsystems Physical Design Lead is responsible for timing for subsystems in an AI chip, collaborating with RTL designers, and involved in synthesis, place and route, timing analysis, and power optimization.
Top Skills: InnovusPerlPrimetimePythonRedhawkRisc-VTcl
15 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
As a Full-Chip Physical Design Verification Engineer, you will ensure manufacturable silicon by driving full-chip signoff, leading physical verification closure, and collaborating with various teams to achieve successful tapeouts.
Top Skills: AntennaCalibreDfm VerificationDrcErcFcIcvInnovusLvsPegasusPercPythonTcl
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account