Top Tech Jobs & Startup Jobs in Austin, TX

Reposted 9 Hours AgoSaved
In-Office
Austin, TX, USA
142K-200K Annually
Senior level
142K-200K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
The role involves developing layout design methodologies, integrating full-chip SoC designs, collaborating with various teams, and ensuring scalable solutions for testchip platforms.
Top Skills: Cadence Virtuoso SuiteSynopsys Custom Compiler
Reposted YesterdaySaved
In-Office
Austin, TX, USA
191K-269K Annually
Senior level
191K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead and execute ASIC/SoC verification: define verification strategies, develop SystemVerilog/UVM environments, run simulations and formal checks, debug pre-silicon issues, analyze power/performance, collaborate with architects and RTL teams, improve verification methodologies, and mentor junior engineers.
Top Skills: Amba AxiAxi-SCadence XceliumChiFormal VerificationI2CI3CSpiSynopsys VcsSystemverilogUartUvm
Reposted YesterdaySaved
In-Office
Austin, TX, USA
221K-312K Annually
Expert/Leader
221K-312K Annually
Expert/Leader
Artificial Intelligence • Cloud • Information Technology • Software
Lead emulation and FPGA modeling from RTL through synthesis and partitioning to enable presilicon verification and software development. Develop, integrate, test, and debug hardware/software in simulation, emulation, and FPGA models; create tools and automation to improve emulation efficiency; optimize performance and debug failing RTL tests; collaborate with cross-functional teams and mentor engineering leaders.
Top Skills: EmulationEmulation ToolsFpgaFpga PrototypingHybrid EmulationPartitioning ToolsRouting ToolsRtlSimulationSynthesis ToolsSystem Verilog
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
142K-269K Annually
Senior level
142K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
The CPU Physical Design Engineer will implement custom CPU designs, conduct physical design flow, optimize designs, and collaborate on verification processes. They will work with EDA vendors and enhance methodologies for CPU design.
Top Skills: AIAnalyticsCadenceClock Tree SynthesisCloud-To-Edge TechnologyCpu DesignEda ToolsIntelPlace And RouteRtl To GdsStatic Timing AnalysisSynopsysSynthesisTcl
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
129K-245K Annually
Senior level
129K-245K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Develop communication libraries for high-performance computing, optimizing software, collaborating with scientists, and resolving distributed computing challenges.
Top Skills: CC++CpusGpusLinuxMpiMpichOnecclShmem
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
106K-173K Annually
Junior
106K-173K Annually
Junior
Artificial Intelligence • Cloud • Information Technology • Software
As a CPU Physical Design Engineer, you'll implement custom CPU designs from RTL to GDS and conduct all aspects of the physical design flow including synthesis, place, and route. You'll verify designs and collaborate with various teams to enhance microarchitectures.
Top Skills: CadenceGdsRtlSynopsysTcl
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
106K-200K Annually
Mid level
106K-200K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
The role involves performing physical design implementation, conducting verification and signoff, optimizing CPU design, and collaborating with various teams. Key responsibilities include synthesis, place and route, and static timing analysis.
Top Skills: Cad ToolsCadenceSynopsysTcl Scripting
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
122K-232K Annually
Mid level
122K-232K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
Design and optimize advanced embedded memory IP (SRAM, register files, ROM) for Intel CMOS processes. Perform memory pathfinding, PPA optimization, custom circuit design, layout and automation, pre-silicon verification and post-silicon validation/debug to enable yield and product ramp. Collaborate with domain experts, EDA vendors, and product teams to deliver memory collaterals and test chips.
Top Skills: CmosCmos Asic Design FlowDesign Technology Co-Optimization (Dtco)Eda ToolsIc Layout AutomationMemory Bit-Cell LayoutPost-Si ValidationPre-Si VerificationRegister FilesRomSram
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
122K-232K Annually
Mid level
122K-232K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
The CPU Memory Design Engineer will design and develop custom memories and digital circuits for Intel CPUs, focusing on low-power and high-performance memory designs.
Top Skills: Cmos Circuit DesignEbb Design ToolsVlsi Circuits
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Design and develop custom and compiler-based memory circuits including SRAMs and caches, focusing on high-performance and low-power implementations.
Top Skills: CmosSramVlsi
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account